Gitiles
Code Review Sign In
review.coreboot.org / coreboot / 711fb811acd403301bb59499071a82ecf112f687 / src / soc / ucb
  1. c0c31b6 riscv: Remove config string support by Jonathan Neuschäfer · 7 years ago
  2. 67b3268 RISC-V boards: Stop using the config string by Jonathan Neuschäfer · 7 years ago
  3. aa8e5d3 soc: Add Kconfig for each soc vendor by Chris Ching · 7 years ago
  4. fc5e6c6 soc/ucb/riscv: Place CBMEM at top of autodetected RAM by Jonathan Neuschäfer · 8 years ago
  5. 28a3ee6 soc/ucb/riscv: select BOOTBLOCK_CONSOLE by Jonathan Neuschäfer · 8 years ago
  6. 97dc986 arch/riscv: Move CBMEM into RAM by Jonathan Neuschäfer · 8 years ago
  7. a73b931 tree: drop last paragraph of GPL copyright header by Patrick Georgi · 9 years ago
  8. b890a12 Remove address from GPLv2 headers by Patrick Georgi · 9 years ago
  9. aae53ab kbuild: automatically include SOCs by Stefan Reinauer · 9 years ago
  10. a48ca84 kconfig: drop intermittend forwarder files by Stefan Reinauer · 9 years ago
  11. ae98e83 CBMEM: Always use DYNAMIC_CBMEM by Kyösti Mälkki · 10 years ago
  12. 77b1655 vboot2: add verstage by Stefan Reinauer · 10 years ago
  13. e8897c4 soc/riscv: Fix typo in src/soc/ucb/Makefile.inc. by Ronald G. Minnich · 10 years ago
  14. aca2150 UCB RISCV: Switch to DYNAMIC_CBMEM by Kyösti Mälkki · 10 years ago
  15. e0e784a Add UCB RISCV support for architecture, soc, and emulation mainboard.. by Ronald G. Minnich · 10 years ago