Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
6feb1de20a85686447ee7803935e85d7678c3d15
/
src
/
soc
/
intel
/
meteorlake
/
chipset.cb
6feb1de
soc/intel/meteoerlake: Add power limits for 2+4 15W SOC SKU
by Kane Chen
· 10 months ago
0cd873f
soc/intel/meteorlake: Reduce memory test size
by Subrata Banik
· 11 months ago
8d0a063
soc/intel/meteorlake: Set TCC to 90°C
by Sumeet Pawnikar
· 1 year, 2 months ago
6ce1391
soc/intel/meteorlake: add power limits for 28W SKU
by Sumeet Pawnikar
· 1 year, 2 months ago
bb4bc77
soc/intel/meteorlake: Rename shared SRAM aliases
by Pratikkumar Prajapati
· 1 year, 2 months ago
884a70b
soc/intel/meteorlake: Update tcss_usb3 alias
by Eric Lai
· 1 year, 2 months ago
dbf132c
soc/intel/meteoerlake: set power limits dynamically
by Sumeet R Pawnikar
· 1 year, 4 months ago
78cc76d
soc/intel/meteorlake: Hook up UPD CnviWifiCore
by Kapil Porwal
· 1 year, 4 months ago
4ed30ca
soc/intel/meteorlake: Move P2SB PCI resource into P2SB device
by Subrata Banik
· 1 year, 10 months ago
8b51877
soc/intel/meteorlake: Update `pch_thermal_trip` for MTL
by Subrata Banik
· 2 years ago
e54a8fd
soc/intel/meteorlake: Add entry for GSPI2 device
by Subrata Banik
· 2 years, 1 month ago
8069b5d
soc/intel/mtl: Do initial Meteor Lake SoC commit till romstage
by Ravi Sarawadi
· 2 years, 4 months ago