Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
6f9947a3ec2cf481dbb233660a29f757a8707cf8
/
src
/
soc
/
intel
/
baytrail
/
romstage
/
romstage.c
6f9947a
baytrail: enable caching and prefetching in spi controller
by Aaron Durbin
· 11 years ago
ebf7ec5
baytrail: ensure init_chromeos() is called in romstage
by Aaron Durbin
· 11 years ago
6e32893
baytrail: add support for S3 resume
by Aaron Durbin
· 11 years ago
a8e9b63
baytrail: increment boot count for elog
by Aaron Durbin
· 11 years ago
3e0eea1
baytrail: initialize chromeos EC if present in romstage
by Aaron Durbin
· 11 years ago
7837be6
baytrail: SMM support
by Aaron Durbin
· 11 years ago
0f33307
coreboot: infrastructure for different ramstage loaders
by Aaron Durbin
· 11 years ago
dc249f6
baytrail: add vboot ramstage verification
by Aaron Durbin
· 11 years ago
5f8ad56
baytrail: move early init to before mainboard
by Aaron Durbin
· 11 years ago
bb3ee83
baytrail: set max frequency early in romstage
by Aaron Durbin
· 11 years ago
189aa3e
baytrail: initialize punit
by Aaron Durbin
· 11 years ago
fd039f7
baytrail: disable tco timer
by Aaron Durbin
· 11 years ago
a64ef62
baytrail: program PUNIT memory-mapped base address
by Aaron Durbin
· 11 years ago
794bddf
baytrail: start collecting timestamps
by Aaron Durbin
· 11 years ago
ecf9086
baytrail: initialize graphics before MRC
by Aaron Durbin
· 11 years ago
9a7d7bc
baytrail: add initial support
by Aaron Durbin
· 11 years ago