Gitiles
Code Review Sign In
review.coreboot.org / coreboot / 6e368f79ecc42a60eb37b77535d35136afc2e106 / src / soc / amd / sabrina / chipset.cb
  1. 6e368f7 soc/amd/sabrina: Add XHCI configuration by Jon Murphy · 2 years, 6 months ago
  2. a3f8eda soc/amd/sabrina/chipset.cb: update USB ports by Felix Held · 2 years, 7 months ago
  3. 1c3b2a7 soc/amd/sabrina: update PCI devices in devicetree.cb by Felix Held · 2 years, 7 months ago
  4. b1fe9de soc/amd/sabrina: add additional UART controllers by Felix Held · 2 years, 7 months ago
  5. 3c44c62 soc/amd/sabrina: add new SoC as copy of soc/amd/cezanne by Felix Held · 2 years, 7 months ago