Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
6beaef983aee5d886f6f8571855a92d608d98a17
/
src
/
mainboard
/
intel
/
emeraldlake2
/
devicetree.cb
6beaef9
sb/intel/bd82x6x: Set up io_gen_dec in romstage based on devicetree
by Arthur Heymans
· 5 years ago
7e6946a
cpu/intel/model_206ax: Remove the notion of sockets
by Arthur Heymans
· 6 years ago
b3f2323
mb/*/*/devicetree.cb: Make sandybridge devicetree uniform
by Arthur Heymans
· 6 years ago
dd2bc3f
igd.asl rewrite
by Vladimir Serbinenko
· 10 years ago
33b535f
sandy/ivy/nehalem: Remerge interrupt handling
by Vladimir Serbinenko
· 10 years ago
5b044ae
bd82x6x: Move to common FADT.
by Vladimir Serbinenko
· 10 years ago
6d6298d
ibexpeak / bd82x6x: Make SATA mode user-visible option.
by Vladimir Serbinenko
· 11 years ago
0aa37c4
sconfig: rename lapic_cluster -> cpu_cluster
by Stefan Reinauer
· 12 years ago
4aff445
sconfig: rename pci_domain -> domain
by Stefan Reinauer
· 12 years ago
5fe7a20
Set up the Emerald Lake 2 SMI and SCI sources based on the schematic.
by Gabe Black
· 12 years ago
6651da3
Add support for Intel Emerald Lake 2 CRB
by Stefan Reinauer
· 12 years ago