Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
6b5bf407deb52a900ef0a8a0b99f853be1eb7e82
/
src
/
soc
/
imgtec
/
pistachio
/
Makefile.inc
a1b700f
arch/mips: Pass cbmem_top to ramstage via calling argument
by Arthur Heymans
· 3 years, 7 months ago
755db95
(console,drivers/uart)/Kconfig: Fix dependencies
by Nico Huber
· 4 years, 7 months ago
3bdd45e
soc/imgtec/pistachio: Implement hard_reset()
by Stefan Reinauer
· 7 years ago
a73b931
tree: drop last paragraph of GPL copyright header
by Patrick Georgi
· 8 years ago
d972f78
linking: link bootblock.elf with .data and .bss sections again
by Aaron Durbin
· 8 years ago
3fa1ad0
pistachio: add DDR3 initialization code
by Ionela Voinescu
· 8 years ago
b890a12
Remove address from GPLv2 headers
by Patrick Georgi
· 8 years ago
aae53ab
kbuild: automatically include SOCs
by Stefan Reinauer
· 8 years ago
d6aaca9
pistachio: add DDR2 initialization code
by Ionela Voinescu
· 8 years ago
b3f666b
urara: Configure clocks and MFIOs
by Ionela Voinescu
· 8 years ago
f3bc026
pistachio: add SOC descriptor
by Vadim Bendebury
· 9 years ago
52a8879
pistachio: implement timer support
by Vadim Bendebury
· 9 years ago
0812568
pistachio: Change all SoC headers to <soc/headername.h> system
by Julius Werner
· 9 years ago
ec5e5e0
New mechanism to define SRAM/memory map with automatic bounds checking
by Julius Werner
· 9 years ago
146d05d
imgtec/pistachio: Bring uart driver to modern standards
by Patrick Georgi
· 8 years ago
49aad6b
soc/imgtec/pistachio: Add IMGTEC SPI controller driver
by Ionela Voinescu
· 9 years ago
2d510d0
urara: use proper SOC name
by Vadim Bendebury
· 9 years ago
[Renamed (96%) from src/soc/imgtec/danube/Makefile.inc]
f16b082
danube: Use the generic timer interface
by Vadim Bendebury
· 9 years ago
c7b3f72
danube: use SOC specific rom stage code
by Vadim Bendebury
· 9 years ago
b2e465d
danube: prepare SOC directory for urara
by Vadim Bendebury
· 9 years ago
c1081a4
imgtec/danube: Add support for ImgTec Danube SoC
by Paul Burton
· 9 years ago