Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
6625ecc3448b59b6adde3f10674cd578f06f786f
/
src
/
soc
/
ucb
/
riscv
fc5e6c6
soc/ucb/riscv: Place CBMEM at top of autodetected RAM
by Jonathan Neuschäfer
· 8 years ago
28a3ee6
soc/ucb/riscv: select BOOTBLOCK_CONSOLE
by Jonathan Neuschäfer
· 8 years ago
97dc986
arch/riscv: Move CBMEM into RAM
by Jonathan Neuschäfer
· 8 years ago
a73b931
tree: drop last paragraph of GPL copyright header
by Patrick Georgi
· 9 years ago
b890a12
Remove address from GPLv2 headers
by Patrick Georgi
· 9 years ago
aae53ab
kbuild: automatically include SOCs
by Stefan Reinauer
· 9 years ago
ae98e83
CBMEM: Always use DYNAMIC_CBMEM
by Kyösti Mälkki
· 10 years ago
77b1655
vboot2: add verstage
by Stefan Reinauer
· 10 years ago
aca2150
UCB RISCV: Switch to DYNAMIC_CBMEM
by Kyösti Mälkki
· 10 years ago
e0e784a
Add UCB RISCV support for architecture, soc, and emulation mainboard..
by Ronald G. Minnich
· 10 years ago