Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
6625ecc3448b59b6adde3f10674cd578f06f786f
/
src
/
include
/
device
/
pciexp.h
580e722
devicetree: Change scan_bus() prototype in device ops
by Kyösti Mälkki
· 9 years ago
de271a8
PCI subsystem: Drop parameter max from scan_bus
by Kyösti Mälkki
· 9 years ago
31c6e63
PCIe: Add L1 Sub-State support.
by Kenji Chen
· 10 years ago
90dcdd4
Add support for enabling PCIe Common Clock and ASPM
by Duncan Laurie
· 13 years ago
d453dd0
Cosmetics and coding style fixes in devices/*.
by Uwe Hermann
· 14 years ago
14e2277
Since some people disapprove of white space cleanups mixed in regular commits
by Stefan Reinauer
· 14 years ago
13f1c2a
eric patch
by Yinghai Lu
· 19 years ago