Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
5b2a2d008f3aa43b21fa89ab2160e287cb31f05a
/
src
/
northbridge
/
intel
/
nehalem
/
ram_calc.c
5b2a2d0
src/*: normalize Google copyright headers
by Patrick Georgi
· 6 years ago
02b13fd
cpu/intel/model_2065x: Switch to POSTCAR_STAGE
by Arthur Heymans
· 6 years ago
089b908
nb/intel: Use postcar_frame_add_romcache()
by Nico Huber
· 6 years ago
654cc2f
{cpu,drivers,nb,soc}/intel: Use CACHE_ROM_BASE where appropriate
by Nico Huber
· 6 years ago
2c3fd49
intel/nehalem post-car: Use postcar_frame for MTRR setup
by Kyösti Mälkki
· 8 years ago
a4ffe9d
intel post-car: Separate files for setup_stack_and_mtrrs()
by Kyösti Mälkki
· 8 years ago
a73b931
tree: drop last paragraph of GPL copyright header
by Patrick Georgi
· 9 years ago
b890a12
Remove address from GPLv2 headers
by Patrick Georgi
· 9 years ago
f1e3c76
CBMEM: Do not use get_top_of_ram() with DYNAMIC_CBMEM
by Kyösti Mälkki
· 10 years ago
191d221
intel/nehalem: Add get_top_top_ram() in ramstage
by Kyösti Mälkki
· 10 years ago