Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
5ad85d95cd656996acbfef5c8bea791662b551cd
/
src
/
soc
/
amd
/
cezanne
/
fsp_m_params.c
5ad85d9
soc/amd/cezanne/fsp_m_params: Configure the s0i3_enable UPD
by Karthikeyan Ramasubramanian
· 3 years, 4 months ago
d3be9ba
soc/amd/cezanne: add SMU settings to devicetree
by Felix Held
· 3 years, 4 months ago
d0b5164
soc/amd/cezanne: add downcoring and SMT disable settings to devicetree
by Felix Held
· 3 years, 4 months ago
ea0f225
soc/amd/cezanne: Pass DXIO and DDI Descriptors to FSP
by Matt Papageorge
· 3 years, 5 months ago
5f5ca0c
vc/amd/fsp/cezanne: update UPD headers
by Matt Papageorge
· 3 years, 5 months ago
2421de6
soc/amd/cezanne: factor out UPD-M configuration from romstage
by Felix Held
· 3 years, 5 months ago