Gitiles
Code Review Sign In
review.coreboot.org / coreboot / 5934b507d5dcac9063ce180e0fa46be4cc01d69c / src / cpu / intel / model_6ex / cache_as_ram_disable.c
  1. 7488e04 1. This patch adds CAR for Intel P6 series processors. by Joseph Smith · 14 years ago
  2. 853263b copy_and_run.c is not needed twice, and it is used on non-car too. by Stefan Reinauer · 14 years ago
  3. 53b0ea4 drop some unused files and fix warnings on i945 based systems. by Stefan Reinauer · 14 years ago
  4. c02b4fc printk_foo -> printk(BIOS_FOO, ...) by Stefan Reinauer · 14 years ago
  5. 776b85b Remove fallback/normal handling in mainboards' by Patrick Georgi · 14 years ago
  6. de3206a This is a general cleanup patch by Stefan Reinauer · 15 years ago
  7. 1f807fd - Fix UDELAY options and HAVE_INIT_TIMER [kconfig] by Patrick Georgi · 15 years ago
  8. 3b31402 by Stefan Reinauer · 15 years ago
  9. 0bc6154 Remove CONFIG_ from #defines that aren't config variables. Trivial. by Myles Watson · 15 years ago
  10. 0867062 This patch unifies the use of config options in v2 to all start with CONFIG_ by Stefan Reinauer · 15 years ago
  11. 12aba82 Refactor copy_and_run so that it uses a single code base instead of by Patrick Georgi · 15 years ago
  12. 00a889c Support for Intel Core Duo and Core 2 Duo (tm) CPUs. by Stefan Reinauer · 16 years ago