Gitiles
Code Review Sign In
review.coreboot.org / coreboot / 58f73a69cd83c46604795d728f296779c1de162c / src / cpu / intel / fsp_model_206ax
  1. 58f73a6 build: separate CPPFLAGS from CFLAGS by Patrick Georgi · 8 years ago
  2. 98f49d2 build: CPPFLAGS is more common than INCLUDES by Patrick Georgi · 8 years ago
  3. 5c3f384 Replace SERIAL_CPU_INIT with PARALLEL_CPU_INIT by Kyösti Mälkki · 8 years ago
  4. 2dd3f87 cougar_canyon2: Switch CPU/NB/SB to the shared FSP code by Martin Roth · 8 years ago
  5. 99ac98f Introduce stage-specific architecture for coreboot by Furquan Shaikh · 8 years ago
  6. fd33781 Move ARCH_* from board/Kconfig to cpu or soc Kconfig. by Furquan Shaikh · 8 years ago
  7. 20f25dd Rename coreboot_ram stage to ramstage by Furquan Shaikh · 8 years ago
  8. 5809a73 Make POST device configurable. by Idwer Vollering · 8 years ago
  9. 2c78726 PCI: Drop includes under cpu by Kyösti Mälkki · 9 years ago
  10. 9db1c4e usbdebug: Drop obsolete code by Kyösti Mälkki · 9 years ago
  11. 107f72e Re-declare CACHE_ROM_SIZE as aligned ROM_SIZE for MTRR by Kyösti Mälkki · 9 years ago
  12. 5d1ada0 intel/fsp: Fix microcode including by Patrick Georgi · 9 years ago
  13. 66e0c4c cpu: Rename CPU_MICROCODE_IN_CBFS to SUPPORT_CPU_UCODE_IN_CBFS by Alexandru Gagniuc · 9 years ago
  14. f589909 cpu: Remove BOARD_MICROCODE_CBFS_GENERATE Kconfig option by Alexandru Gagniuc · 9 years ago
  15. bdafcfa Add the Intel FSP 206ax CPU core support by Marc Jones · 9 years ago