Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
573d37da02b6899dba1ab70c643e76219fd83df2
/
src
« Previous
5e29f00
Intel and GFXUMA: drop redundant use of lb_add_memory_range()
by Kyösti Mälkki
· 12 years ago
7f189cc
Intel Sandybridge and UMA: use mmio_resource()
by Kyösti Mälkki
· 12 years ago
1ec5e74
Intel Sandybridge: add reserved memory as resources
by Kyösti Mälkki
· 12 years ago
51676b1
Revert "Use broadcast SIPI to startup siblings"
by Sven Schnelle
· 12 years ago
a2701c6
Revert "remove CONFIG_SERIAL_CPU_INIT"
by Sven Schnelle
· 12 years ago
1068087
USBDEBUG: retry harder for slow devices
by Sven Schnelle
· 12 years ago
4141993
bd82x6x: Fix CONFIG_USBDEBUG
by Sven Schnelle
· 12 years ago
d4ee808
sandybridge: reinitialize usbdebug after MRC
by Sven Schnelle
· 12 years ago
4b80cd4
x86emu: Fix BSF and BSR instructions
by Stefan Reinauer
· 12 years ago
6ff1d36
Intel and GFXUMA: fix MTRR and use uma_resource()
by Kyösti Mälkki
· 12 years ago
26e441f
x86emu: fix comment for BTS instruction
by Stefan Reinauer
· 12 years ago
911f446
x86emu: Add an RDTSC implementation to the x86 emulator
by Stefan Reinauer
· 12 years ago
08ef498
Intel 82810 and 82830: always room for PCI memory
by Kyösti Mälkki
· 12 years ago
b5f5652
Intel i945 and sch: no memory over 4GB
by Kyösti Mälkki
· 12 years ago
ecf1ed4
Allocators for different memory regions types
by Kyösti Mälkki
· 12 years ago
48fcb53
x86emu: Use NULL instead of 0 when assigning pointer
by Stefan Reinauer
· 12 years ago
188e3c2
Drop mainboard chip.h
by Stefan Reinauer
· 12 years ago
efff733
Refactor driver structs
by Patrick Georgi
· 12 years ago
8730bf8
bd82x6x: Use CMOS variable if available for power-on on power failure
by Stefan Reinauer
· 12 years ago
7dc2864
amd/lx: Move configuration from source to Kconfig
by Patrick Georgi
· 12 years ago
1b3207e
CTDP: Only do TDP down/nominal change from TNP0
by Duncan Laurie
· 12 years ago
8de8844
ELOG: Fix reporting of developer/recovery modes
by Duncan Laurie
· 12 years ago
c1c9435
Log event for abnormal management engine status
by Duncan Laurie
· 12 years ago
55864ef
ACPI: Add support for runtime config TDP down
by Duncan Laurie
· 12 years ago
5563211
CPU: Add option to set TCC activation offset
by Duncan Laurie
· 12 years ago
d6aca0b
ACPI: Add a method to notify OS to re-read _PPC
by Duncan Laurie
· 12 years ago
0eefa00
ACPI: Add function to write _PPC using NVS
by Duncan Laurie
· 12 years ago
10d31ab
NVS: Add a temp sensor ID and an ACPI Method to set it
by Duncan Laurie
· 12 years ago
708f731
ME: Move ME v8 lockdown to finalize step
by Duncan Laurie
· 12 years ago
a0bec17
Reserve bd82x6x LPC decode ranges in the resource allocator
by Marc Jones
· 12 years ago
1bb79bc
ELOG: Log run-time SMI southbridge events
by Duncan Laurie
· 12 years ago
cfb64bd
SATA: Add option to configure gen3 transmitter
by Duncan Laurie
· 12 years ago
0920915
ELOG: Support GSMI in CPT/PPT southbridge SMI handler
by Duncan Laurie
· 12 years ago
38bd80d
Add correct bios callout into read event routine
by zbao
· 12 years ago
035f1d2
ibase/mb899: Rename NIC BIOS disable driver and hook up
by Patrick Georgi
· 12 years ago
fce22e8
Remove copies of rtl8168.c
by Patrick Georgi
· 12 years ago
82704c6
USBDEBUG: buffer up to 8 bytes
by Sven Schnelle
· 12 years ago
0b7b7b6
Drop CONFIG_CPU_MODEL_NAME and fix CPU name displayed in logs
by Stefan Reinauer
· 12 years ago
c65a36e
Enable Microcode in CBFS for all SandyBridge/IvyBridge systems
by Stefan Reinauer
· 12 years ago
79bbbd9
ELOG: Add support for SMM and kernel GSMI driver
by Duncan Laurie
· 12 years ago
62f1ad9
SMM: Fix state table for Intel Core2 CPUs
by Stefan Reinauer
· 12 years ago
54cba3b
SMM: Skip locking SPI registers in finalize step
by Duncan Laurie
· 12 years ago
800e950
ELOG: Log boot-time events found in southbridge
by Duncan Laurie
· 12 years ago
27e5aac
ELOG: Log events for Chrome OS developer/recovery mode
by Duncan Laurie
· 12 years ago
c0f2cfb
Fix comment to reference IvyBridge, too
by Stefan Reinauer
· 12 years ago
6d29c73
Include SandyBridge Microcode when IvyBridge is enabled
by Stefan Reinauer
· 12 years ago
dcc17ae
AMD parmer: Set correct azalia code verb table
by zbao
· 12 years ago
3726670
AMD family15tn: Add BIOS callback hook for getting VBIOS Image
by zbao
· 12 years ago
a36d8b3
AMD Family 15tn: Set the default return value as AGESA_SUCCESS instead of TRUE
by zbao
· 12 years ago
19a1854
AMD Family15tn: Set the mask of MTRR to 0000FFFXX0000800
by zbao
· 12 years ago
405cfe2
Change multiply ONE_MB to bit shifting.
by zbao
· 12 years ago
ace7a6a
SMM: rename tseg_fixup to tseg_relocate and export
by Duncan Laurie
· 12 years ago
0aa5b09
Fix date output in Microcode update
by Stefan Reinauer
· 12 years ago
e6f459c
CougarPoint/PantherPoint: Add HM77 device ID to table
by Kimarie Hoot
· 12 years ago
ac3aa09
Extend smbios api to allow runtime change of mainboard serial and version
by Christian Gmeiner
· 12 years ago
594473d
Remove useless semicolon
by Patrick Georgi
· 12 years ago
be1ef23
chromeos: Pass pointer to ChromeOS ACPI structure instead of VB Shared Data
by Stefan Reinauer
· 12 years ago
d59d624
sync the northbridge.c with other family.
by zbao
· 12 years ago
8d32b89
Fix LAPIC timer on Ivy Bridge systems
by Stefan Reinauer
· 12 years ago
f4d3623
ELOG: Add support for a monotonic boot counter in CMOS
by Duncan Laurie
· 12 years ago
472ec9c
ELOG: Add support for generating SMBIOS type15 table
by Duncan Laurie
· 12 years ago
696262b
More descriptive error messages in Sandybridge raminit code
by Stefan Reinauer
· 12 years ago
0c32c97
bd82x6x: Drop unneeded pci_dev_t
by Stefan Reinauer
· 12 years ago
9c4c6ab
ELOG: Fix boot count increment for non-wake case
by Duncan Laurie
· 12 years ago
fe7b5d2
Ivybridge: fix workaround and enable PAIR
by Duncan Laurie
· 12 years ago
22935e1
CPU: Set flex ratio to nominal TDP ratio in bootblock
by Duncan Laurie
· 12 years ago
51cb26d
SMM: Fix state save map for sandybridge and TSEG
by Duncan Laurie
· 12 years ago
181bbdd
SMM: Add option for SPI driver to be available in SMM
by Duncan Laurie
· 12 years ago
f5e9ac4
SMM: Add support for malloc in SMM if using TSEG
by Duncan Laurie
· 12 years ago
7d2b81c
ELOG: Add support for flash based event log
by Duncan Laurie
· 12 years ago
d2e00b9
SMM: Add heap region and move C handler higher in region
by Duncan Laurie
· 12 years ago
4e4320f
CPU: Update ivybridge PP1 current limit value
by Duncan Laurie
· 12 years ago
77dbbac
CPU: Add basic support for Nominal Configurable TDP
by Duncan Laurie
· 12 years ago
b91a0f2
Rename cache_lbmem() to cache_ramstage()
by Stefan Reinauer
· 12 years ago
9764d4c
Implement stack overflow checking for the BSP
by Ronald G. Minnich
· 12 years ago
9842ad8
Fix automatic ME detection in finalize
by Stefan Reinauer
· 12 years ago
a306ad7
ChromeOS: Remove board specific acpi_get_vdat_info()
by Stefan Reinauer
· 12 years ago
998f3a2
Cougar/Panther Point: Compile in ME7 and ME8 code at the same time
by Stefan Reinauer
· 12 years ago
49058c0
Fix ME hash functions on Panther Point/Cougar Point
by Stefan Reinauer
· 12 years ago
999e94c
Config changes to support microcode in CBFS
by Vadim Bendebury
· 12 years ago
48c6bae
Add BAR address debug information to Oxford PCIe serial driver
by Marc Jones
· 12 years ago
39fea6e
Add microcode blob processing
by Vadim Bendebury
· 12 years ago
537b4e0
Add code to read Intel microcode from CBFS
by Vadim Bendebury
· 12 years ago
ef6b08c
Add PCIe port disable debug message
by Marc Jones
· 12 years ago
d81744e
Make MAX_PHYSICAL_CPUS invisible on non-AMD boards
by Stefan Reinauer
· 12 years ago
9d3e832
bd82x6x: Support power-on-after-power-fail better
by Stefan Reinauer
· 12 years ago
df0c822
Rename microcode include file to be model agnostic
by Vadim Bendebury
· 12 years ago
8bdbddf
Fix function generating GPIO state based vector
by Vadim Bendebury
· 12 years ago
6097e19
Make ACPI code detect Sandy/Ivy Bridge dynamically
by Stefan Reinauer
· 12 years ago
3a8cad3
Shrink the stack sizes we need in coreboot
by Ronald G. Minnich
· 12 years ago
3f6a4d7
Add specific power management init code for PantherPoint
by Duncan Laurie
· 12 years ago
afcaac2
Drop (empty) sandybridge_late_initialization()
by Stefan Reinauer
· 12 years ago
b405857
Remove CMOS Extended range enable from romstage
by Duncan Laurie
· 12 years ago
8e515d3
RTC: Enable extended CMOS in the bootblock
by Duncan Laurie
· 12 years ago
9a380ab
bd82x6x: Convert all PCI ID lists to new scheme
by Stefan Reinauer
· 12 years ago
baae2d2
Add support for HM70 and NM70 LPC bridge
by Stefan Reinauer
· 12 years ago
b5dfcae
cs5536: add smbus support in ramstage
by Christian Gmeiner
· 12 years ago
fa418e3
Add uartmem_init prototype.
by Marc Jones
· 12 years ago
c8c836f
RTC: Add defines for standard clock offsets
by Duncan Laurie
· 12 years ago
542e962
Print PCI ID of PCH during boot up
by Stefan Reinauer
· 12 years ago
Next »