Gitiles
Code Review Sign In
review.coreboot.org / coreboot / 550f55e4f63dcb6d16132d2f5596e653fe2d1579 / src / soc / intel / xeon_sp / spr / chip.c
  1. 550f55e soc/intel/xeon_sp: Redesign resource allocation by Arthur Heymans · 2 years ago
  2. ac02857 soc/intel/xeon_sp: Skip empty sockets by Patrick Rudolph · 1 year, 1 month ago
  3. 3ed903f soc/intel/xeon_sp/spr: Add Sapphire Rapids ramstage code by Jonathan Zhang · 1 year, 7 months ago