Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
520dae19ea5d4da03b9c8a3e92da91d6d3556663
/
src
/
soc
/
intel
/
alderlake
/
gspi.c
2871e0e
soc/intel/alderlake/ramstage: Do initial SoC commit till ramstage
by Subrata Banik
ยท 3 years, 11 months ago