Gitiles
Code Review Sign In
review.coreboot.org / coreboot / 4f8ff240dd45fc568b05bb17bea5afca7a8ce75c / src / vendorcode / intel
  1. 1d05731 braswell/skylake: Add FspUpdVpd.h to fix compilation by Stefan Reinauer · 8 years ago
  2. 68b79cd fsp1_0: Update rangeley to revision POSTGOLD4 by Marcin Wojciechowski · 8 years ago
  3. 5a4554a southbridge/intel: Add FSP based i89xx southbridge support by Marc Jones · 8 years ago
  4. a73b931 tree: drop last paragraph of GPL copyright header by Patrick Georgi · 8 years ago
  5. bf6b83a Revert "Remove sandybridge and ivybridge FSP code path" by Martin Roth · 8 years ago
  6. 5856240 Revert "Remove FSP Rangeley SOC and mohonpeak board support" by Martin Roth · 8 years ago
  7. 959478a Remove FSP Rangeley SOC and mohonpeak board support by Alexandru Gagniuc · 8 years ago
  8. fb50124 Remove sandybridge and ivybridge FSP code path by Alexandru Gagniuc · 8 years ago
  9. 04ebf59 fsp1_1: move relocation algorithm to commonlib by Aaron Durbin · 8 years ago
  10. 789f2b6 fsp1_1: provide binding to UEFI version by Aaron Durbin · 8 years ago
  11. f226a4d intel/fsp_baytrail: Support Baytrail FSP Gold4 release by York Yang · 8 years ago
  12. ff9afb3 intel/fsp_baytrail: Remove PcdEnableLan option by York Yang · 8 years ago
  13. d05a6c8 vendorcode/intel/edk2: Fix EFI_PEI_GRAPHICS_INFO_HOB structure by Lee Leahy · 8 years ago
  14. edf0d58 Intel vendorcode: Add FSP_SMBIOS_MEMORY_INFO_GUID by Lee Leahy · 8 years ago
  15. cdaf331 Removed unused SOUTHBRIDGE_INTEL_FSP_I89XX expressions by Martin Roth · 8 years ago
  16. 2befcbb UEFI: Conditionally define the ASSERT macro by Lee Leahy · 8 years ago
  17. b890a12 Remove address from GPLv2 headers by Patrick Georgi · 8 years ago
  18. c95ebcc vendorcode/intel: Add EDK2 header files by Lee Leahy · 8 years ago
  19. 913dbbc vendorcode/intel: Add FSP 1.1 header files by Lee Leahy · 8 years ago
  20. 7868797 fsp: Move fsp to fsp1_0 by Marc Jones · 8 years ago
  21. e1e11e6 intel/rangeley: Update UPD_DATA_REGION to support POST-GOLD 2 FSP by York Yang · 8 years ago
  22. fa6bd71 vendorcode/intel: remove DebugDeadLoop() from fsptypes.h by Martin Roth · 8 years ago
  23. 796fe06 Mark non-executable files non-executable by Patrick Georgi · 9 years ago
  24. 4a14505 vendorcode/intel/fsp: Update FSP_VENDORCODE_HEADER_PATH by FEI WANG · 9 years ago
  25. fc1c1b5 intel/fsp_baytrail: add Gold3 FSP support by York Yang · 9 years ago
  26. 8845759 vendorcode/intel/fsp/baytrail/absf: add Minnow Max absf files by Martin Roth · 9 years ago
  27. 2c3f944 vendorcode/intel/fsp/rangeley/include: Missing 'fsptypes.h' by Edward O'Callaghan · 9 years ago
  28. 16a8206 vendorcode/intel: Trivial - drop trailing blank lines at EOF by Edward O'Callaghan · 9 years ago
  29. a0427cb vendorcode/intel/fsp/rangeley: remove extra file by Martin Roth · 9 years ago
  30. 03b00e9 baytrail: Fix some minor errors in FSP by David Hendricks · 9 years ago
  31. e392743 build: move include paths where they belong by Patrick Georgi · 9 years ago
  32. 99ac98f Introduce stage-specific architecture for coreboot by Furquan Shaikh · 9 years ago
  33. 4e6881f Add the Rangeley FSP include & srx directories by Martin Roth · 9 years ago
  34. 954f388 Add the Bay Trail FSP include & srx directories by Martin Roth · 9 years ago
  35. debd765 Add the ivybridge i89xx FSP include & srx directories by Martin Roth · 9 years ago
  36. 18a40e0 Update vendorcode/intel/makefile for coming FSPs by Martin Roth · 9 years ago
  37. 8c0cb8a Correct file permissions. by Idwer Vollering · 10 years ago
  38. 54b8e7a Add Intel FSP northbridge support Sandybridge and Ivybridge by Marc Jones · 10 years ago