Gitiles
Code Review Sign In
review.coreboot.org / coreboot / 4e9bb3308e811000eb089be6b03658e4cb9a4717 / src / soc / intel / denverton_ns / bootblock / uart.c
  1. 6b5bc77 treewide: Remove "this file is part of" lines by Patrick Georgi · 4 years, 3 months ago
  2. ac95903 treewide: replace GPLv2 long form headers with SPDX header by Patrick Georgi · 4 years, 4 months ago
  3. 02363b5 treewide: Move "is part of the coreboot project" line in its own comment by Patrick Georgi · 4 years, 4 months ago
  4. 1c6d8a9 soc: Remove copyright notices by Patrick Georgi · 4 years, 5 months ago
  5. cd49cce coreboot: Replace all IS_ENABLED(CONFIG_XXX) with CONFIG(XXX) by Julius Werner · 5 years ago
  6. 13f6650 device/mmio.h: Add include file for MMIO ops by Kyösti Mälkki · 5 years ago
  7. f1b58b7 device/pci: Fix PCI accessor headers by Kyösti Mälkki · 5 years ago
  8. e16c9df soc/intel: Fix bad uses of __SIMPLE_DEVICE__ by Kyösti Mälkki · 6 years ago
  9. 68c851b src: Get rid of device_t by Elyes HAOUAS · 6 years ago
  10. 546923f soc/intel/denverton_ns: Update UART legacy mode to keep FSP traces by Julien Viard de Galbert · 6 years ago
  11. 5268b76 src/soc: Fix various typos by Jonathan Neuschäfer · 7 years ago
  12. 26436fb soc/intel/denverton_ns: Rename HARCUVAR macros to DENVERTON by Julien Viard de Galbert · 7 years ago
  13. a404133 soc/intel/denverton_ns: Add support for Intel Atom C3000 SoC by Mariusz Szafranski · 7 years ago