Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
4e9bb3308e811000eb089be6b03658e4cb9a4717
/
src
/
soc
/
intel
/
braswell
/
acpi
/
lpc.asl
5567bb5
{sb,soc}/intel/*/acpi/lpc.asl: Drop commented-out code
by Angel Pons
· 4 years, 1 month ago
6b5bc77
treewide: Remove "this file is part of" lines
by Patrick Georgi
· 4 years, 3 months ago
ba38f37
soc/intel/braswell: Use SPDX for GPL-2.0-only files
by Angel Pons
· 4 years, 5 months ago
1c6d8a9
soc: Remove copyright notices
by Patrick Georgi
· 4 years, 5 months ago
1644e48
sb/intel: Use defined CONFIG_HPET_ADDRESS
by Elyes HAOUAS
· 4 years, 10 months ago
6665da8
soc/intel/braswell/acpi/lpc.asl: Allocate used ROM size only
by Frans Hendriks
· 5 years ago
cd49cce
coreboot: Replace all IS_ENABLED(CONFIG_XXX) with CONFIG(XXX)
by Julius Werner
· 5 years ago
f01a159
src/soc/intel/braswell/acpi/lpc.asl: Add ACPI and GPIO bases
by Frans Hendriks
· 6 years ago
f2af702
soc/intel/braswell: Disable OS use of HPET
by Frans Hendriks
· 6 years ago
66ce18c
soc/intel: Remove legacy static TPM asl code
by Philipp Deppenwiese
· 6 years ago
d9802f3
acpi/tpm: remove non-existent IRQ for Infineon TPM chip
by Matt DeVillier
· 7 years ago
59bd6a4
acpi/tpm: update TPM preprocessor guards
by Matt DeVillier
· 8 years ago
a73b931
tree: drop last paragraph of GPL copyright header
by Patrick Georgi
· 9 years ago
3247172
Braswell: Add Braswell SOC support
by Lee Leahy
· 9 years ago
25509ee
Remove address from GPLv2 headers
by Patrick Georgi
· 9 years ago
77ff0b1
Braswell: Use Baytrail as Comparison Base
by Lee Leahy
· 9 years ago