Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
4a0f07166f0f0b6eb799e2670b47ce31d0cfc60b
/
src
/
soc
/
intel
/
baytrail
/
chip.c
4a0f071
{northbridge, soc, southbridge}/intel: Make use of pci_dev_set_subsystem()
by Subrata Banik
· 5 years ago
f1b58b7
device/pci: Fix PCI accessor headers
by Kyösti Mälkki
· 5 years ago
e9a0130
src: Remove unneeded include <console/console.h>
by Elyes HAOUAS
· 6 years ago
17a3ceb
soc/intel/baytrail: Get rid of device_t
by Elyes HAOUAS
· 6 years ago
3de3031
{mb,nb,soc}: Remove references to pci_bus_default_ops()
by Nico Huber
· 6 years ago
a73b931
tree: drop last paragraph of GPL copyright header
by Patrick Georgi
· 9 years ago
b890a12
Remove address from GPLv2 headers
by Patrick Georgi
· 9 years ago
18ea2d3
baytrail: Change all SoC headers to <soc/headername.h> system
by Julius Werner
· 10 years ago
0625a8b
{cpu,soc}: Use DEVICE_NOOP macro over dummy symbol
by Edward O'Callaghan
· 10 years ago
3511023
baytrail/rambi: S3 support and other updates
by Kein Yuan
· 10 years ago
d7bc23a
baytrail: add support for disabling south cluster pci devices
by Aaron Durbin
· 11 years ago
302cbd6
baytrail: bring up APs
by Aaron Durbin
· 11 years ago
452d31a
baytrail: introduce pattrs
by Aaron Durbin
· 11 years ago
fda56a6
baytrail: add common pci_operations
by Aaron Durbin
· 11 years ago
9a7d7bc
baytrail: add initial support
by Aaron Durbin
· 11 years ago