Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
48a4a7f24453e8fd0672146d78d7790539c6a2f8
/
src
/
northbridge
/
intel
48a4a7f
Provide MRC with a console printing callback function
by Vadim Bendebury
· 12 years ago
e5a0a5d
Initial IGD OpRegion implementation
by Stefan Reinauer
· 12 years ago
ad67791
Avoid using hardcoded values in MRC cache code
by Vadim Bendebury
· 12 years ago
a1ea822
Make coreboot use the offset parameter in cbfstool create
by Stefan Reinauer
· 12 years ago
4c8027a
Make register/value lists const
by Stefan Reinauer
· 12 years ago
357bb2d
SandyBridge/IvyBridge: Use flash map to find MRC cache
by Stefan Reinauer
· 12 years ago
c6b9f92
Add missing newline in error message
by Stefan Reinauer
· 12 years ago
cf81b82
CMOS: Move MRC seed offset into upper bank
by Duncan Laurie
· 12 years ago
1e0ddf6
Fix some issues with new "reference" toolchain
by Stefan Reinauer
· 12 years ago
3e9155d
northbridge/sch: move the \n so it reads a little better
by Sebastian Andrzej Siewior
· 12 years ago
59e3e02
northbridge/sch: read the size of main memory from the proper register
by Sebastian Andrzej Siewior
· 12 years ago
50dd47b
northbridge/sch: Read the GPU memory from the correct PCI device
by Sebastian Andrzej Siewior
· 12 years ago
66fa9e2
northbridge/sch: don't overwrite hightables with GPU / TSEG memory
by Sebastian Andrzej Siewior
· 12 years ago
0279036
Remove chip.h files without config structure
by Kyösti Mälkki
· 12 years ago
72cee54
HAVE_HIGH_TABLES is gone
by Patrick Georgi
· 12 years ago
fee73df
Auto-declare chip_operations
by Kyösti Mälkki
· 12 years ago
7874e9d
Sandybridge: Fix integer overrun in romstage udelay()
by Stefan Reinauer
· 12 years ago
cf8e466
Cleanup coreboot memory table includes
by Kyösti Mälkki
· 12 years ago
9ca1c0a
Sandy/Ivy Bridge and Cougar/Panther Point: Fix names
by Stefan Reinauer
· 12 years ago
5e29f00
Intel and GFXUMA: drop redundant use of lb_add_memory_range()
by Kyösti Mälkki
· 12 years ago
7f189cc
Intel Sandybridge and UMA: use mmio_resource()
by Kyösti Mälkki
· 12 years ago
1ec5e74
Intel Sandybridge: add reserved memory as resources
by Kyösti Mälkki
· 12 years ago
d4ee808
sandybridge: reinitialize usbdebug after MRC
by Sven Schnelle
· 12 years ago
6ff1d36
Intel and GFXUMA: fix MTRR and use uma_resource()
by Kyösti Mälkki
· 12 years ago
08ef498
Intel 82810 and 82830: always room for PCI memory
by Kyösti Mälkki
· 12 years ago
b5f5652
Intel i945 and sch: no memory over 4GB
by Kyösti Mälkki
· 12 years ago
efff733
Refactor driver structs
by Patrick Georgi
· 12 years ago
1b3207e
CTDP: Only do TDP down/nominal change from TNP0
by Duncan Laurie
· 12 years ago
55864ef
ACPI: Add support for runtime config TDP down
by Duncan Laurie
· 12 years ago
f4d3623
ELOG: Add support for a monotonic boot counter in CMOS
by Duncan Laurie
· 12 years ago
696262b
More descriptive error messages in Sandybridge raminit code
by Stefan Reinauer
· 12 years ago
9c4c6ab
ELOG: Fix boot count increment for non-wake case
by Duncan Laurie
· 12 years ago
fe7b5d2
Ivybridge: fix workaround and enable PAIR
by Duncan Laurie
· 12 years ago
77dbbac
CPU: Add basic support for Nominal Configurable TDP
by Duncan Laurie
· 12 years ago
b91a0f2
Rename cache_lbmem() to cache_ramstage()
by Stefan Reinauer
· 12 years ago
6097e19
Make ACPI code detect Sandy/Ivy Bridge dynamically
by Stefan Reinauer
· 12 years ago
afcaac2
Drop (empty) sandybridge_late_initialization()
by Stefan Reinauer
· 12 years ago
baae2d2
Add support for HM70 and NM70 LPC bridge
by Stefan Reinauer
· 12 years ago
542e962
Print PCI ID of PCH during boot up
by Stefan Reinauer
· 12 years ago
c664387
Drop leading spaces from CPU name string
by Stefan Reinauer
· 12 years ago
4821489
Fix MRC cache update delays
by Stefan Reinauer
· 12 years ago
496f4a0
SandyBridge: Add another PCI device ID for northbridge
by Walter Murphy
· 12 years ago
da83a5f
Fixes to enable RC6 on IvyBridge
by Duncan Laurie
· 12 years ago
ce6e9fe
i945: Disable IGD if plugin VGA is preferred
by Patrick Georgi
· 12 years ago
8bacc40
Fix udelay() implementation for i945 romstage
by Nico Huber
· 12 years ago
cda9f93
Intel SCH northbridge: fix resource index
by Kyösti Mälkki
· 12 years ago
cc55b9b
Define global uma_memory variables
by Kyösti Mälkki
· 12 years ago
d422069
i5000: Fix resource allocation
by Sven Schnelle
· 12 years ago
34d86f0
i5000: reset system if raminit fails
by Sven Schnelle
· 12 years ago
7b48379
i5000: Add PCI ids for all i5000 flavours
by Sven Schnelle
· 12 years ago
6444bd4
i945: Reset IGD on boot
by Patrick Georgi
· 12 years ago
1454685
i5000: fix another typo
by Sven Schnelle
· 12 years ago
39b47d2
i5000: fix typos
by Sven Schnelle
· 12 years ago
1a7a7e6
i5000: enforce hard reset
by Sven Schnelle
· 12 years ago
88fc0b9
Sandybridge: Remove remnants of FDT support from MRC cache code
by Stefan Reinauer
· 12 years ago
6e901fd
Sandybridge: Fix MRC cache calculation
by Stefan Reinauer
· 12 years ago
bb11e60
Hook up MRC cache update
by Stefan Reinauer
· 12 years ago
1244f4b
Rework Sandybridge MRC cache handling
by Stefan Reinauer
· 12 years ago
e166782
Clean up #ifs
by Patrick Georgi
· 12 years ago
f125d80
Add missing newline to printk in Sandybridge init code
by Stefan Reinauer
· 12 years ago
adc05c1
Make Intel i5000 specific options only appear on i5000 systems
by Stefan Reinauer
· 12 years ago
cafedcf
Strip quotes from Sandybridge MRC blob
by Stefan Reinauer
· 12 years ago
7a3f36a
Sandybridge: Display platform information early
by Vadim Bendebury
· 12 years ago
8508cff
Update Ivybridge GT power meter tables
by Duncan Laurie
· 12 years ago
dd585b8
Update ivybridge graphics initialization
by Duncan Laurie
· 12 years ago
7b508dd
Only send ME Dram Init Done message on Sandybridge
by Duncan Laurie
· 12 years ago
0ff99b7
Modify DMI init for IvyBridge
by Vincent Palatin
· 12 years ago
e6063fe
Fix Sandybridge/Ivybridge mainboards according to code review
by Stefan Reinauer
· 12 years ago
6ea86b1
Sandybridge: Temporarily disable MRC cache finding code
by Stefan Reinauer
· 12 years ago
e9dfdd9
Reverse Vendor ID & Device ID for map_oprom_vendev()
by Martin Roth
· 12 years ago
16401b8
SMM: Add udelay on Sandybridge systems
by Stefan Reinauer
· 12 years ago
93b4ed9
Intel e7505: build as separate object file
by Kyösti Mälkki
· 12 years ago
97c064f
Intel e7505: enable ECC scrubbing
by Kyösti Mälkki
· 12 years ago
77e4f7d
Intel e7505: refactor only
by Kyösti Mälkki
· 12 years ago
26c7b86
Intel e7505: handlers for undocumented registers
by Kyösti Mälkki
· 12 years ago
2c2e78d
Unify IO APIC address specification
by Patrick Georgi
· 13 years ago
5c1ff92
Intel e7505: cleanups
by Kyösti Mälkki
· 12 years ago
5bd271b
Intel e7505: renames only
by Kyösti Mälkki
· 12 years ago
00636b0
Add support for Intel Sandybridge CPU (northbridge part)
by Stefan Reinauer
· 12 years ago
eb5e28f
Intel northbridge I945: Apply un-written naming rules
by Kyösti Mälkki
· 12 years ago
c5fc7db
Move C labels to start-of-line
by Patrick Georgi
· 12 years ago
334328a
Avoid ../../.. paths in ASL files
by Patrick Georgi
· 13 years ago
fdcd135
Rename i945 ACPI files to not carry an i945_ prefix
by Patrick Georgi
· 13 years ago
bdc8c83
Remove non-existent include
by Sven Schnelle
· 13 years ago
332a7e9
i5000: halt second BSP
by Sven Schnelle
· 13 years ago
1767086
Add Intel i5000 Memory Controller Hub
by Sven Schnelle
· 13 years ago
751508a
northbridge/intel/i945: CHECK_SLFRCS_ON_RESUME Kconfig option
by Peter Stuge
· 13 years ago
784ffb3
i945: fix tsc udelay()
by Sven Schnelle
· 13 years ago
5ff7c13
remove trailing whitespace
by Stefan Reinauer
· 13 years ago
0a0d5e8
Add support for E7505 northbridge.
by Kyösti Mälkki
· 13 years ago
481814d
Clear improper use of CONFIG_CACHE_AS_RAM
by Kyösti Mälkki
· 13 years ago
b15975b
copy e7501 component to e7505
by Stefan Reinauer
· 13 years ago
5563959
I945: replace #if defined() by #if
by Sven Schnelle
· 13 years ago
ab87254
use acpi.h include instead of manually adding acpi_slp_type.
by Stefan Reinauer
· 13 years ago
b9d60c9
fix compilation of intel/sch northbridge code with gcc 4.6
by Stefan Reinauer
· 13 years ago
03169d3
Replace while with do; while to avoid repetition
by Noe Rubinstein
· 13 years ago
7981b94
Report GSE chipset and warn if the code has been compiled for the wrong chipset.
by Stefan Reinauer
· 13 years ago
e089a3f
northbridge/intel/i440bx: Registered SDRAM modules support and fixes
by Keith Hui
· 13 years ago
b629d14
i945 GMA: restore tft brightness from cmos
by Sven Schnelle
· 13 years ago
d8c68a9
i82801gx: replace cafed00d/cafebabe by defines
by Sven Schnelle
· 13 years ago
Next »