Gitiles
Code Review Sign In
review.coreboot.org / coreboot / 44d0fd9841a1b8f2487ed9d886eb7c8245831d62 / src / soc / intel
  1. b474abe Baytrail_fsp: Make ME path configurable in menuconfig by Werner Zeh · 9 years ago
  2. 2213843 fsp_baytrail: Get FSP reserved memory from the FSP HOB list by Martin Roth · 10 years ago
  3. cd02ef1 Intel FSP platforms: Fix timestamps by Kyösti Mälkki · 10 years ago
  4. 582b2ae FSP & CBMEM: Fix broken cbmem CAR transition. by Martin Roth · 10 years ago
  5. ae98e83 CBMEM: Always use DYNAMIC_CBMEM by Kyösti Mälkki · 10 years ago
  6. f1e3c76 CBMEM: Do not use get_top_of_ram() with DYNAMIC_CBMEM by Kyösti Mälkki · 10 years ago
  7. 0a11a61 CBMEM: Move cbmemc_reinit() by Kyösti Mälkki · 10 years ago
  8. 77b1655 vboot2: add verstage by Stefan Reinauer · 10 years ago
  9. 374f27b baytrail: there is a chance that USBPHY_COMPBG is set to 0 by Kane Chen · 10 years ago
  10. 314c4c3 baytrail: use the setting in devicetree.cb to config USBPHY_COMPBG by Kane Chen · 10 years ago
  11. 4175927 baytrail broadwell: Use timestamps internal stash by Kyösti Mälkki · 10 years ago
  12. 735e10a soc/intel/fsp_baytrail/gpio.c: Silence unused variable warning by Edward O'Callaghan · 10 years ago
  13. 8cc5dc1 soc/intel/broadwell/me.c: Prevent unused function warning by Edward O'Callaghan · 10 years ago
  14. dd191a2 soc/intel/broadwell/spi_loading.c: Remove dead code by Edward O'Callaghan · 10 years ago
  15. d548e5c broadwell: Use correct include file for console functions by Stefan Reinauer · 10 years ago
  16. 9b29aad Revert "Re-factor 'to_flash_offset()' into 'spi_flash.h'" by Kyösti Mälkki · 10 years ago
  17. 5f066b2 doxygen fixes: change @var to @param var by Martin Roth · 10 years ago
  18. 9270553 Re-factor 'to_flash_offset()' into 'spi_flash.h' by Edward O'Callaghan · 10 years ago
  19. 3a6550d timestamps: Switch from tsc_t to uint64_t by Stefan Reinauer · 11 years ago
  20. 229958e broadwell: Hook into the build system by Duncan Laurie · 10 years ago
  21. a6354a1 broadwell: Preparations for building by Marc Jones · 10 years ago
  22. d816a02 baytrail: add more gpio init macros by Kane Chen · 10 years ago
  23. 1a3675e baytrail: Add defines and functions for GPNCORE by Kein Yuan · 10 years ago
  24. 4851bf2 intel baytrail broadwell: Include microcode updates by Kyösti Mälkki · 10 years ago
  25. 270e300 fsp_baytrail: Initialize LPC pads in bootblock for port 80 by Martin Roth · 10 years ago
  26. c9be93f fsp_baytrail: Remove GPIO_NC1 #define by Martin Roth · 10 years ago
  27. 002178a baytrail SOCs: Add missing comma in gpio.h by Martin Roth · 10 years ago
  28. 59e209a baytrail: initialize backlight PWM frequency by Aaron Durbin · 10 years ago
  29. f2612a1 x86: Initialize SPI controller explicitly during PCH init by David Hendricks · 10 years ago
  30. 52669ef fsp_baytrail: Add code to read GPIOs in romstage by Martin Roth · 10 years ago
  31. 71b2145 CBMEM console: Fix boards with BROKEN_CAR_MIGRATE by Kyösti Mälkki · 10 years ago
  32. 13a845a Intel FSP: Move to DYNAMIC_CBMEM by Kyösti Mälkki · 10 years ago
  33. ec9293f spi: Eliminate the spi_cs_activate and spi_cs_deactivate functions. by Gabe Black · 10 years ago
  34. 87f3b4e spi: Remove the spi_set_speed and spi_cs_is_valid functions. by Gabe Black · 10 years ago
  35. a0a71b0 fsp platfoms: add prototype & consolidate main entry-point by Martin Roth · 10 years ago
  36. 99a3bba intel/baytrail: Spelling fixes by Martin Roth · 10 years ago
  37. 7c96629 intel/fsp_baytrail: Spelling fixes by Martin Roth · 10 years ago
  38. de7ed6f intel/broadwell: Spelling fixes by Martin Roth · 10 years ago
  39. 59bff09 fsp_baytrail: Update function disable code by Martin Roth · 10 years ago
  40. bc78fcf fsp_baytrail: Kconfig update for Gold 3 FSP by Martin Roth · 10 years ago
  41. bb27316 fsp_baytrail: Update microcode for Gold 3 FSP release by Martin Roth · 10 years ago
  42. e10108a FSP platform microcode: Update to remove Kconfig variable by Martin Roth · 10 years ago
  43. 30eda3e fsp_baytrail: remove register option for TSEG size by Martin Roth · 10 years ago
  44. bdfe98f fsp_baytrail: update printk to use FSP_INFO_LEVEL by Martin Roth · 10 years ago
  45. 12d86e7 fsp_baytrail: update for UPD_DEVICE_CHECK macro by Martin Roth · 10 years ago
  46. 5c8e7a4 fsp_baytrail: update to add the UPD_MEMDOWN_CHECK macro by Martin Roth · 10 years ago
  47. 8d936ce fsp_baytrail: update for UPD_SPD_CHECK macro by Martin Roth · 10 years ago
  48. e8d1901 fsp_baytrail: update to add the UPD_DEFAULT_CHECK macro by Martin Roth · 10 years ago
  49. 546953c Replace hlt with halt() by Patrick Georgi · 10 years ago
  50. 796fe06 Mark non-executable files non-executable by Patrick Georgi · 10 years ago
  51. bd79c5e Replace hlt() loops with halt() by Patrick Georgi · 10 years ago
  52. 24d875b ACPI: Remove CBMEM TOC from GNVS by Kyösti Mälkki · 10 years ago
  53. 609d22f intel: Remove IRQ1 from possible PIRQ assignemnt. by Vladimir Serbinenko · 10 years ago
  54. c7e6cae intel/fsp_baytrail: add new CPUID for Baytrail I step D0 by Herve ELter · 10 years ago
  55. fc1c1b5 intel/fsp_baytrail: add Gold3 FSP support by York Yang · 10 years ago
  56. c36af7b Replace includes of build.h with version.h by Kyösti Mälkki · 10 years ago
  57. b219da8 broadwell: move to per-device ACPI. by Vladimir Serbinenko · 10 years ago
  58. 91050b7 fsp_baytrail: Fix ACPI 'Object is not referenced' warnings by Martin Roth · 10 years ago
  59. e55a7c5 fsp_baytrail: Update chip.h UPD entries to match names in fspvpd.h by Martin Roth · 10 years ago
  60. 04f68c1 baytrail: fix range check by Patrick Georgi · 10 years ago
  61. 0a1699e intel: use crosscompiler readelf, instead of global by Patrick Georgi · 10 years ago
  62. 48b6b97 src: Too many terminators ';;' at end of stmts, stop Skynet by Edward O'Callaghan · 10 years ago
  63. 986e85c intel: Use 'FORCEWAKE_ACK_HSW' define over '0x130044' by Edward O'Callaghan · 10 years ago
  64. e408dce Redundant addr '&' operator on func ptr's in struct initiator by Edward O'Callaghan · 10 years ago
  65. 0625a8b {cpu,soc}: Use DEVICE_NOOP macro over dummy symbol by Edward O'Callaghan · 10 years ago
  66. dd20d5d baytrail: Remove unused devicetree fields by Shawn Nematbakhsh · 10 years ago
  67. b959079 baytrail: gfx: Don't configure hotplug + backlight registers by Shawn Nematbakhsh · 10 years ago
  68. 787809e Baytrail/dptf: Always return 0 in TCPU._PPC by Kein Yuan · 10 years ago
  69. 1131889 baytrail: handle MRC being an ELF file by Aaron Durbin · 10 years ago
  70. 31ac9e3 baytrail: Configure MSR for 2-core and 4-core P-state configutation by Duncan Laurie · 10 years ago
  71. 89f5292 baytrail: move cache-as-ram base address to 0xfe000000 by Aaron Durbin · 10 years ago
  72. 565d409 baytrail: romstage: Add function to check SW WP status for vboot by Shawn Nematbakhsh · 10 years ago
  73. d2044cc reg_script: default to n for ARCH_X86 by Isaac Christensen · 10 years ago
  74. b3f08c6 cmos: Rename the CMOS related functions. by Gabe Black · 10 years ago
  75. 1b969f6 broadwell: Update Haswell and Broadwell E0 microcode by Duncan Laurie · 10 years ago
  76. c093967 broadwell: Update microcode by Duncan Laurie · 10 years ago
  77. 6168027 broadwell: ACPI, romstage, and other updates by Duncan Laurie · 10 years ago
  78. e256295 broadwell: Update D0 microcode to FFFF000E by Duncan Laurie · 10 years ago
  79. 842bcd3 broadwell: Update microcode for supported CPUs by Duncan Laurie · 10 years ago
  80. c88c54c broadwell: add new intel SOC by Duncan Laurie · 10 years ago
  81. f0aaa29 baytrail: Move HDA verb table to Intel SOC common directory by Duncan Laurie · 10 years ago
  82. d8c4f2b baytrail: Move MRC cache code to a common directory by Duncan Laurie · 10 years ago
  83. 3511023 baytrail/rambi: S3 support and other updates by Kein Yuan · 10 years ago
  84. 1729cd8 x86 romstage: Move stack just below RAMTOP by Kyösti Mälkki · 10 years ago
  85. d05d0db haswell baytrail: Enable RELOCATABLE_RAMSTAGE by Kyösti Mälkki · 10 years ago
  86. 8ffc085 intel/fsp_baytrail: Add padding so device_nvs location matches ACPI by Scott Radcliffe · 10 years ago
  87. bf9d6a8 baytrail: Add padding to the end of device_nvs to match ACPI by Scott Radcliffe · 10 years ago
  88. 375e6ce intel/fsp_baytrail: Clear the GNVS area prior to filling by Scott Radcliffe · 10 years ago
  89. 762d53d intel/fsp_baytrail: Include header for "southcluster_smm_save_gpio_route" by Kayalvizhi Dhandapani · 10 years ago
  90. a16055a intel/fsp_baytrail: fix error "unknown type device_t", when SMM Module added by Kayalvizhi Dhandapani · 10 years ago
  91. 454625c intel/fsp_baytrail: Fix SMM/SMI by Kayalvizhi Dhandapani · 10 years ago
  92. e87ee14 baytrail: update C0 microcode by Shawn Nematbakhsh · 10 years ago
  93. ed0c838 intel/fsp_baytrail: Add S3 suspend/resume Support by Mohan D'Costa · 10 years ago
  94. cd0f228 baytrail: add 80c microcode for C0 parts by Aaron Durbin · 10 years ago
  95. 4177db5 baytrail/rambi: spi, charger, and audio updates by Aaron Durbin · 10 years ago
  96. 51d787a rambi/baytrail: ACPI, GPIO, audio, misc updates by Shawn Nematbakhsh · 11 years ago
  97. 7d7eedd soc/intel/baytrail/Kconfig: Remove empty line at top file by Paul Menzel · 10 years ago
  98. f1d6e7e Move baytrail-specific config to baytrail. by Vladimir Serbinenko · 10 years ago
  99. bfca984 soc/intel/fsp_baytrail: set up for including irqroute.h twice by Martin Roth · 10 years ago
  100. aaaef06 fsp_baytrail/.../gpio.h: Add GPIO_NC1 for GPIOS on func 1 by Martin Roth · 10 years ago