Gitiles
Code Review Sign In
review.coreboot.org / coreboot / 44a48ce7a46c36df69f7b2cf3552bf10fa5f61b6 / src / soc / intel / tigerlake / romstage
  1. a6a5b25 cpu/intel: Move is_tme_supported() from soc/intel to cpu/intel by Jeremy Compostella · 12 months ago
  2. b15946d soc/intel: Add max memory speed into dimm info by Eric Lai · 1 year, 2 months ago
  3. 3e86681 soc/intel/tigerlake: Use common gpio.h include by Dinesh Gehlot · 1 year, 7 months ago
  4. def3c5c soc/intel/tigerlake: Fix setting `HyperThreading` by Angel Pons · 1 year, 9 months ago
  5. 6be82a4 soc/intel: Add node_num to dimm_info struct + adjust dimm_info_fill by David Milosevic · 1 year, 10 months ago
  6. cbbbb6c soc/intel/tigerlake: Clean up includes by Elyes Haouas · 1 year, 10 months ago
  7. 1e71fe1 soc/intel: Enable TME based on supported CPU SKU and config option by Subrata Banik · 2 years ago
  8. fd1a53f soc/intel/tigerlake: Expose In-Band ECC config to mainboard by Frans Hendriks · 2 years, 1 month ago
  9. 0b92aa6 soc/intel: Rename heci_init to cse_init by Subrata Banik · 2 years, 3 months ago
  10. b965248 soc/intel/tigerlake: Hook up FSP hyper-threading setting to option API by Felix Singer · 2 years, 8 months ago
  11. 715b787 soc/intel/tigerlake: Hook up SMBus device to devicetree by Felix Singer · 2 years, 9 months ago
  12. 86d8ac7 soc/intel/tigerlake: Set UserBd to recommended default for PCH-H by Jeremy Soller · 3 years ago
  13. bc071fe soc/intel/tigerlake: Add TGL-H PEG ports by Jeremy Soller · 3 years ago
  14. 21d7c47 soc/intel/tigerlake: Add PCH-H GPIO definitions by Jeremy Soller · 3 years ago
  15. aec0716 soc/intel/tigerlake: Make use of `cpu/intel/cpu_ids.h' by Subrata Banik · 3 years, 1 month ago
  16. 7d3e57d soc/intel/tigerlake: Use `is_devfn_enabled()` for Crashlog UPDs by Subrata Banik · 3 years, 1 month ago
  17. 49a2109 soc/intel/tigerlake: Make use of is_devfn_enabled() function by Subrata Banik · 3 years, 2 months ago
  18. a979460 soc/intel/alderlake: rename CONFIG_MAX_PCIE_CLOCKS to CONFIG_MAX_PCIE_CLOCK_SRC by Rizwan Qureshi · 3 years, 4 months ago
  19. 53496e6 soc/intel: Drop `romstage_pch_init()` function by Angel Pons · 3 years, 6 months ago
  20. 15cbc3b soc/intel/tigerlake: Add CrashLog implementation for intel TGL by Francois Toguo · 3 years, 7 months ago
  21. 99157c1 soc/intel/tigerlake: Disable Internal Gfx based on SOC_INTEL_DISABLE_IGD by Bora Guvendik · 3 years, 7 months ago
  22. d9d711c soc/intel/tigerlake: Enable CSE Lite driver for TGL platform in romstage by Sridhar Siricilla · 3 years, 9 months ago
  23. 53b99a8 soc/intel: remove duplicate weak versions of mainboard_get_dram_part_num() by Nick Vaccaro · 3 years, 11 months ago
  24. 0ed02d0 mb, soc: change mainboard_get_dram_part_num() prototype by Nick Vaccaro · 3 years, 11 months ago
  25. 05ea79c soc/intel/tigerlake: Set TME upd param based on config by Pratik Prajapati · 4 years ago
  26. 490546f soc/intel: rename get_prmrr_size by Michael Niewöhner · 4 years ago
  27. dc87025 soc/intel/tigerlake: Skip GPIO configuration from FSP by Srinidhi N Kaushik · 4 years ago
  28. 1201696 soc/intel/tigerlake: Rename pch_init() code by Alexey Buyanov · 4 years, 1 month ago
  29. 97b4224 soc/intel/tigerlake: Fix IPU and Vtd config by Ravi Sarawadi · 4 years ago
  30. 5c10704 soc/intel/tigerlake: Simplify is-device-enabled checks by Felix Singer · 4 years, 1 month ago
  31. 148f8397 soc/intel/tigerlake: Disable CPU PCIe in FSP by Shaunak Saha · 4 years, 2 months ago
  32. 7417bb0 soc/intel/tigerlake: Disable VT-d and no DMAR table for pre-QS platform by John Zhao · 4 years, 1 month ago
  33. bb50c67 soc/intel/tigerlake: Move tco_configure to bootblock by Tim Wawrzynczak · 4 years, 1 month ago
  34. 8104eff mainboard/intel/tglrvp: Remove unused PrmrrSize chip config by Subrata Banik · 4 years, 2 months ago
  35. f8668e9 soc/intel/tigerlake: Add CpuReplacementCheck to chip options by Jamie Ryu · 4 years, 2 months ago
  36. 63ce260 soc/intel/tigerlake: Add CmdMirror option in chip.h by David Wu · 4 years, 2 months ago
  37. 23e8b5b soc/intel/tigerlake: Configure TcssDma0En and TcssDma1En by John Zhao · 4 years, 3 months ago
  38. 7a05e6e soc/intel/tigerlake: Add FSP UPD TcssDma0En and TcssDma1En by John Zhao · 4 years, 3 months ago
  39. 54b706e soc/intel/tigerlake: Add PchHdaIDispCodecDisconnect override by Eric Lai · 4 years, 3 months ago
  40. c4b7027 src: Remove leading blank lines from SPDX header by Elyes HAOUAS · 4 years, 3 months ago
  41. 6b5bc77 treewide: Remove "this file is part of" lines by Patrick Georgi · 4 years, 3 months ago
  42. c49d7a3 src/: Replace GPL boilerplate with SPDX headers by Patrick Georgi · 4 years, 3 months ago
  43. 6ad8352 src/soc/tigerlake: Update SerialIoDebugMode UPD in FSP-M by Srinidhi N Kaushik · 4 years, 4 months ago
  44. 7be0df8 soc/intel/{jsl,tgl}: Rename PcdDebugInterfaceFlags macros for better understanding by Subrata Banik · 4 years, 4 months ago
  45. 04a8cfb soc/intel/tigerlake: Update iDisp Link UPD settings by Srinidhi N Kaushik · 4 years, 4 months ago
  46. 82e0a81 soc/intel/tigerlake: Merge the recent change from other platforms by Wonkyu Kim · 4 years, 4 months ago
  47. 540af09 soc/intel/tigerlake: Allow mainboard to override DRAM part number by Marco Chen · 4 years, 5 months ago
  48. 16f6aa8 soc/intel/tigerlake: Use SPDX for GPL-2.0-only files by Angel Pons · 4 years, 5 months ago
  49. 555c9b6 soc/intel/tigerlake: Remove Jasper Lake SoC references by Aamir Bohra · 4 years, 5 months ago
  50. 3180af7 soc/intel/tigerlake: Configure Hyperthreading by Wonkyu Kim · 4 years, 5 months ago
  51. 1163745 soc/intel/tigerlake: Update FSP UPDs to turn on USB4/TBT by Brandon Breitenstein · 4 years, 7 months ago
  52. 1c6d8a9 soc: Remove copyright notices by Patrick Georgi · 4 years, 5 months ago
  53. 2cf9d38 soc/intel/tigerlake: Support ISH by li feng · 4 years, 5 months ago
  54. 4b9fa2d soc/intel/tigerlake: Update Cpu Ratio settings by Srinidhi N Kaushik · 4 years, 5 months ago
  55. ee47fe4 soc/intel/tigerlake: Configure Vmx support using Kconfig by John Zhao · 4 years, 5 months ago
  56. 49111cd soc/intel/tigerlake: Enable VT-d and generate DMAR ACPI table by John Zhao · 4 years, 8 months ago
  57. 18129f9 soc/intel/tigerlake: Enable HDA through dev_enabled by Srinidhi N Kaushik · 4 years, 5 months ago
  58. a02f00e soc/intel/tigerlake: Save DIMM info by available nodes by Jamie Ryu · 4 years, 10 months ago
  59. 35d7843 soc/intel/tigerlake: Correct FSP log interface by Ronak Kanabar · 4 years, 6 months ago
  60. 97fe371 soc/intel/tigerlake: Avoid NULL pointer dereference by John Zhao · 4 years, 6 months ago
  61. 528ae9e soc/tigerlake: Correct FSP log interface by Wonkyu Kim · 4 years, 6 months ago
  62. 56626cf soc/intel/{icl,jsl,tgl}: Enable PlatformDebugConsent by Kconfig by Subrata Banik · 4 years, 6 months ago
  63. b7fb246 soc/intel/tigerlake: Add display related UPD configs for Jasper Lake by Aamir Bohra · 4 years, 6 months ago
  64. dba6c4c soc/intel/tigerlake: Update FSP params for Jasper Lake by Maulik V Vaghela · 4 years, 7 months ago
  65. 2f2c7eb soc/intel/tigerlake: Enable Audio on TGL by Srinidhi N Kaushik · 4 years, 8 months ago
  66. 1ab6f0c soc/intel/tigerlake: Configure TCSS xHCI and xDCI by Wonkyu Kim · 4 years, 7 months ago
  67. c332a47 soc/intel/tigerlake: Disable image clocks by Wonkyu Kim · 4 years, 7 months ago
  68. 9f2e3ad soc/intel/tigerlake: Enable DP ports according to board design by Wonkyu Kim · 4 years, 7 months ago
  69. 591b0ff soc/intel/tigerlake: Configure ClkReq according to mainboard design by Wonkyu Kim · 4 years, 7 months ago
  70. d801b1f soc/intel/tigerlake: Update fsp_params for TGL by Srinidhi N Kaushik · 4 years, 8 months ago
  71. 50ee91c soc/intel/tigerlake: Select correct fsp_param as per SoC Kconfig by Maulik V Vaghela · 4 years, 9 months ago
  72. baf6d6e soc/intel/tigerlake/romstage: Do initial SoC commit till romstage by Subrata Banik · 4 years, 10 months ago