Gitiles
Code Review Sign In
review.coreboot.org / coreboot / 43b7f416783ccc98952a4eb5f9274907442b03e5 / src / soc / intel / braswell / xhci.c
  1. 43b7f41 src: Make PCI ID define names shorter by Felix Singer · 2 years, 4 months ago
  2. f70bd99 src: Remove unused '#include <stdint.h>' by Elyes HAOUAS · 4 years, 2 months ago
  3. 6b5bc77 treewide: Remove "this file is part of" lines by Patrick Georgi · 4 years, 2 months ago
  4. ba38f37 soc/intel/braswell: Use SPDX for GPL-2.0-only files by Angel Pons · 4 years, 3 months ago
  5. aee7ab2 soc/intel/braswell: Clean up by Angel Pons · 4 years, 4 months ago
  6. 1c6d8a9 soc: Remove copyright notices by Patrick Georgi · 4 years, 4 months ago
  7. 8950cfb soc/intel: Use config_of() by Kyösti Mälkki · 5 years ago
  8. 89989cf src: Drop unused include <arch/acpi.h> by Elyes HAOUAS · 5 years ago
  9. b13fac3 soc/intel/braswell: Get rid of device_t by Elyes HAOUAS · 6 years ago
  10. d94cff6 soc/intel/braswell: Fix most of the issues detected by checkpatch by Lee Leahy · 7 years ago
  11. cc728f0 soc/braswell: Add interface to program USB2_COMPBG register by shkim · 9 years ago
  12. 3247172 Braswell: Add Braswell SOC support by Lee Leahy · 9 years ago
  13. 25509ee Remove address from GPLv2 headers by Patrick Georgi · 9 years ago
  14. 77ff0b1 Braswell: Use Baytrail as Comparison Base by Lee Leahy · 9 years ago