Gitiles
Code Review Sign In
review.coreboot.org / coreboot / 43b7f416783ccc98952a4eb5f9274907442b03e5 / src / soc / intel / baytrail / ehci.c
  1. 43b7f41 src: Make PCI ID define names shorter by Felix Singer · 2 years, 4 months ago
  2. b5320b2 soc/intel/baytrail: Rename "pmc.h" to "pm.h" by Angel Pons · 4 years ago
  3. 6b5bc77 treewide: Remove "this file is part of" lines by Patrick Georgi · 4 years, 2 months ago
  4. 76cedd2 acpi: Move ACPI table support out of arch/x86 (3/5) by Furquan Shaikh · 4 years, 2 months ago
  5. c3f58f6 soc/intel/baytrail: Use SPDX for GPL-2.0-only files by Angel Pons · 4 years, 3 months ago
  6. 1c6d8a9 soc: Remove copyright notices by Patrick Georgi · 4 years, 4 months ago
  7. 8950cfb soc/intel: Use config_of() by Kyösti Mälkki · 5 years ago
  8. e9a0130 src: Remove unneeded include <console/console.h> by Elyes HAOUAS · 6 years ago
  9. 17a3ceb soc/intel/baytrail: Get rid of device_t by Elyes HAOUAS · 6 years ago
  10. a73b931 tree: drop last paragraph of GPL copyright header by Patrick Georgi · 9 years ago
  11. b890a12 Remove address from GPLv2 headers by Patrick Georgi · 9 years ago
  12. 18ea2d3 baytrail: Change all SoC headers to <soc/headername.h> system by Julius Werner · 10 years ago
  13. 374f27b baytrail: there is a chance that USBPHY_COMPBG is set to 0 by Kane Chen · 10 years ago
  14. 314c4c3 baytrail: use the setting in devicetree.cb to config USBPHY_COMPBG by Kane Chen · 10 years ago
  15. c3ed886 intel boards: Use acpi_is_wakeup_s3() by Kyösti Mälkki · 10 years ago
  16. 616f394 baytrail: utilize reg_script_run_on_dev() by Aaron Durbin · 11 years ago
  17. 3c9f174 baytrail: Add EHCI initialization by Duncan Laurie · 11 years ago