Gitiles
Code Review Sign In
review.coreboot.org / coreboot / 40cb3fe94dacfba0b146aae2be9c03c0a0ddb691 / src / soc / amd / mendocino / romstage.c
  1. b931ca8 soc/amd/mendocino: Remove TODO after review by Fred Reitberger · 1 year, 7 months ago
  2. 8180427 soc/amd: Define post codes by Martin Roth · 1 year, 9 months ago
  3. f743e0c soc/amd: Include <cpu/cpu.h> instead of <arch/cpu.h> by Elyes Haouas · 1 year, 10 months ago
  4. 300338f soc/amd/mendocino: Add code for printing STB to boot log by Martin Roth · 1 year, 10 months ago
  5. 4f73242 treewide: Rename Sabrina to Mendocino by Jon Murphy · 2 years ago[Renamed from src/soc/amd/sabrina/romstage.c]
  6. 84b2f9f lib/program_loaders.c: Mark run_ramstage with __noreturn by Arthur Heymans · 2 years, 2 months ago
  7. bab9e2e arch/x86: Add a common romstage entry by Arthur Heymans · 3 years, 3 months ago
  8. ad6157e timestamps: Rename timestamps to make names more consistent by Jakub Czapiga · 2 years, 6 months ago
  9. 3c44c62 soc/amd/sabrina: add new SoC as copy of soc/amd/cezanne by Felix Held · 2 years, 7 months ago