Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
3fa80a9c6f44362e53d33d09da1875a42b98b30f
/
src
/
soc
/
intel
/
braswell
/
southcluster.c
3fa80a9
soc/intel/braswell: Put SERIRQ in quiet mode
by Hannah Williams
· 7 years ago
2cfdde7
soc/intel/braswell: Fix SPI write after FLOCKDN is set
by Hannah Williams
· 9 years ago
d94cff6
soc/intel/braswell: Fix most of the issues detected by checkpatch
by Lee Leahy
· 7 years ago
1072e7d
soc/intel/braswell: Add int to unsigned
by Lee Leahy
· 7 years ago
a73b931
tree: drop last paragraph of GPL copyright header
by Patrick Georgi
· 9 years ago
2bc9cee
Braswell: Update the ACPI tables
by Lee Leahy
· 9 years ago
3247172
Braswell: Add Braswell SOC support
by Lee Leahy
· 9 years ago
25509ee
Remove address from GPLv2 headers
by Patrick Georgi
· 9 years ago
77ff0b1
Braswell: Use Baytrail as Comparison Base
by Lee Leahy
· 9 years ago