Gitiles
Code Review Sign In
review.coreboot.org / coreboot / 3eefeea9d58ab2896aec7ded7aa1a15e8e9fa72c / src / southbridge / amd / cimx
  1. 3eefeea build system: improve portability by Patrick Georgi · 10 years ago
  2. 9a817ef soutbridge/*/bootblock: Use pci_dev_t over device_t typedef by Edward O'Callaghan · 10 years ago
  3. bedd6af amd/torpedo amd/dinar: Sanitize agesawrapper header by Kyösti Mälkki · 10 years ago
  4. b3f08c6 cmos: Rename the CMOS related functions. by Gabe Black · 10 years ago
  5. 50c9637 AGESA fam12 fam14 fam15: Sanitize BiosCallOuts headers by Kyösti Mälkki · 10 years ago
  6. a1ebbc4 AGESA fam12 fam14 fam15: Use common agesa_readSpd() by Kyösti Mälkki · 10 years ago
  7. 2fc0a1d cimx/sb800: fix pedantic gcc error by Ronald G. Minnich · 10 years ago
  8. 822bc65 ACPI: Remove CONFIG_GENERATE_ACPI_TABLES by Vladimir Serbinenko · 11 years ago
  9. 691ff08 southbridge/amd/cimx/sb800: Uninitialized variables in config func by Edward O'Callaghan · 10 years ago
  10. 65fa598 southbridge/amd: Remove trailing whitespace by Elyes HAOUAS · 10 years ago
  11. 3c41876 southbridge,Makefile.inc: Trivial - drop trailing blank lines at EOF by Edward O'Callaghan · 10 years ago
  12. 5eb4d63 southbridge,ASL: Trivial - drop trailing blank lines at EOF by Edward O'Callaghan · 10 years ago
  13. d005f78d AGESA fam15: Fix entry to cimx/sb900 by Kyösti Mälkki · 10 years ago
  14. b6f3da4 AGESA CIMx: Move late init out of get_bus_conf() by Kyösti Mälkki · 10 years ago
  15. 9f0a2be AMD SPI: Optimise for longer writes by Kyösti Mälkki · 10 years ago
  16. 1110495 SPI: Split writes using spi_crop_chunk() by Kyösti Mälkki · 10 years ago
  17. 264d265 southbridge: Trivial - drop trailing blank lines at EOF by Edward O'Callaghan · 10 years ago
  18. 93d9f92 spi: Change spi_xfer to work in units of bytes instead of bits. by Gabe Black · 10 years ago
  19. 1e18735 spi: Remove unused parameters from spi_flash_probe and setup_spi_slave. by Gabe Black · 10 years ago
  20. adf3d6f AGESA: Clean separation of SPI flash by Kyösti Mälkki · 10 years ago
  21. 2093c4f AMD/agesa: Add functions for AMD PCI IRQ routing by Dave Frodin · 10 years ago
  22. 4f7cb87 AGESA: Move config parameters for non-volatile S3 data by Kyösti Mälkki · 10 years ago
  23. 207880c Declare acpi_is_wakeup_early() only once by Kyösti Mälkki · 11 years ago
  24. c551caa AMD cimx/sb800: Use acpi_is_wakeup_s3() by Kyösti Mälkki · 10 years ago
  25. f7d8f09 amd/agesa,cimx: Rename ACPI OS detection methods by Edward O'Callaghan · 10 years ago
  26. 9b800ae southbridge/amd: Change #if defined to #if IS_ENABLED by Dave Frodin · 10 years ago
  27. ac1b875 amd/southbridge/lpc: SPI BAR has fixed size/location by Dave Frodin · 10 years ago
  28. c93a75a AMD/CIMx: Add functions for AMD PCI IRQ routing by Mike Loptien · 10 years ago
  29. 33d664d southbridge/amd/cimx/sb900: Unused func smbus_delay() by Edward O'Callaghan · 10 years ago
  30. de6c3c8 southbridge/amd/cimx/sb700: Unused func smbus_delay() by Edward O'Callaghan · 10 years ago
  31. f24318d southbridge/amd/cimx/sb800: Unused func smbus_delay() by Edward O'Callaghan · 10 years ago
  32. e61dd0f southbridge/amd/sb?00/lpc.c: Move i8254/i8259 down in southbridge by Edward O'Callaghan · 10 years ago
  33. a6c525a AMD AGESA cimx/sb700: Drop APIC_ID_OFFSET and MAX_PHYSICAL_CPUS by Kyösti Mälkki · 10 years ago
  34. 35546de AMD AGESA cimx/sb800: Drop APIC_ID_OFFSET and MAX_PHYSICAL_CPUS by Kyösti Mälkki · 10 years ago
  35. 29c3e36 AMD cimx sb700/sb800/sb900: Fix NODE_PCI and use of MAX_PHYSICAL_CPUS by Kyösti Mälkki · 10 years ago
  36. 10b8343 cimx/sb800/cfg.c: Cut out purposeless ROM reading noise. by Edward O'Callaghan · 10 years ago
  37. 99e2bf8 cimx/sb800 boards: Don't require ide.asl on boards without IDE by Edward O'Callaghan · 10 years ago
  38. 6f6a249 usbdebug: Remove EHCI_DEBUG_OFFSET by Kyösti Mälkki · 11 years ago
  39. d907a34 amd/cimx: fix sb(8|9)00 NULL type redefine by Aaron Durbin · 11 years ago
  40. d0281f1 uart8250: Drop unused declarations by Kyösti Mälkki · 11 years ago
  41. e2227a2 usbdebug: Move under drivers/usb by Kyösti Mälkki · 11 years ago
  42. fbdbcb7 AMD cimx/sb800: Set SPI frequency and prefetch by Kyösti Mälkki · 11 years ago
  43. 8526c3a usbdebug: Fix hidden menuconfig options by Kyösti Mälkki · 11 years ago
  44. 239c3d3 AMD fam10: Drop RAMINIT_SYSINFO by Kyösti Mälkki · 11 years ago
  45. d26da9c Coding style: punctuation cleanup [1/2]. by Idwer Vollering · 11 years ago
  46. 8c0cb8a Correct file permissions. by Idwer Vollering · 11 years ago
  47. ac16405 usbdebug: Fix boards without EARLY_CBMEM_INIT by Kyösti Mälkki · 11 years ago
  48. 5a7e127 southbridge/cimx/sb900: Rename headers to match sb700 & sb800 by Corey Osgood · 11 years ago
  49. bc90e15 CBMEM: Backup top_of_ram instead of cbmem_toc by Kyösti Mälkki · 11 years ago
  50. 3f9a62e Add pci_devfn_t and use with __SIMPLE_DEVICE__ by Kyösti Mälkki · 11 years ago
  51. 4159a80 Correct spelling of shadow, setting and memory by Paul Menzel · 11 years ago
  52. a9bbdd3 usbdebug: Fix AMD cimx/sb700 cimx/sb800 by Kyösti Mälkki · 11 years ago
  53. 0010bf6 usbdebug: Support AMD cimx/sb700 cimx/sb800 once again by Kyösti Mälkki · 11 years ago
  54. ef84401 Add directive __SIMPLE_DEVICE__ by Kyösti Mälkki · 11 years ago
  55. fb387df usbdebug: Drop duplicates of EHCI BAR relocation code by Kyösti Mälkki · 11 years ago
  56. 01677b6 amd/cimx/sb700/late.c: Add type cast to (UINT8) by Bruce Griffith · 11 years ago
  57. 56892fc AMD southbridges: Move HAVE_HARD_RESET by Kyösti Mälkki · 11 years ago
  58. 8a6f7a7 AMD/SB800: Define the GPP PCIe lane distribution by Dave Frodin · 11 years ago
  59. 8764b0e Fam14 DSDT: Also return for unrecognized UUID in _OSC by Mike Loptien · 11 years ago
  60. 573a1d6 Persimmon/Fam14/SB800 DSDT: Split into common areas by Mike Loptien · 11 years ago
  61. d2be1f1 AMD hudson & SB800 - Fix issues with mawk by Martin Roth · 11 years ago
  62. bae3f06 AMD CIMx SB800: Update Kconfig help texts to new SATA mode default by Paul Menzel · 11 years ago
  63. 24d1d4b x86: Unify arch/io.h and arch/romcc_io.h by Stefan Reinauer · 11 years ago
  64. ee5c111 AMD CIMx SB800: Enable AHCI mode for SATA controller by default by Paul Menzel · 11 years ago
  65. 3914a31 AMD SB800: don't switch clock from 14 to 48 MHz for smscsuperio by Jens Rottmann · 12 years ago
  66. a46a712 GPLv2 notice: Unify all files to just use one space in »MA 02110-1301« by Paul Menzel · 11 years ago
  67. a96d24d AMD Southbridge: Add RTC init to lpc_init by Mike Loptien · 11 years ago
  68. ac529b1 AMD/Persimmon: Add RTC init to CIMX SB800 by Mike Loptien · 11 years ago
  69. 22ec9f9 AMD S3: Introduce Kconfig variable 'S3_DATA_SIZE' by Zheng Bao · 12 years ago
  70. f57d0dc AMD S3: Change S3_VOLATILE_POS to S3_DATA_POS by Zheng Bao · 12 years ago
  71. 178df11 AMD S3: Fix typo vol*a*tile in southbridge Kconfig by Zheng Bao · 12 years ago
  72. 600784e spi.h: Rename the spi.h to spi-generic.h by Zheng Bao · 12 years ago
  73. 238780c Fix typo in SB800 Kconfig for IMC position by Martin Roth · 12 years ago
  74. b01097e USBDEBUG: Enable the EHCI in AMD Southbridge by Zheng Bao · 12 years ago
  75. ebb89e3 No need to contact AMD for firmware anymore by Patrick Georgi · 12 years ago
  76. e899e51 SB800: Add IMC ROM and fan control. by Martin Roth · 12 years ago
  77. 3aef7b4 Fix SPI BAR special case in lpc_set_resources by Martin Roth · 12 years ago
  78. 3316cf2 Claim the SPI bus before writes if the IMC ROM is present by Martin Roth · 12 years ago
  79. 7bcffa5 AMD S3: Leverage the public SPI routine by Zheng Bao · 12 years ago
  80. 5079a0d Remove assembly coded log2 function by Ronald G. Minnich · 12 years ago
  81. 23023a5 Enable the FCH GPP port prior to device enumeration by Dave Frodin · 12 years ago
  82. 23f38cd Get rid of drivers class by Patrick Georgi · 12 years ago
  83. fa66eae Get rid of hard coded strings in ACPI tables by Stefan Reinauer · 12 years ago
  84. 0279036 Remove chip.h files without config structure by Kyösti Mälkki · 12 years ago
  85. a7f374f cimx sb700: change Platform.h to remove some warnings by Siyuan Wang · 12 years ago
  86. eb1d39b AMD S3: The offset of the nv storage depends on config.h by Zheng Bao · 12 years ago
  87. fee73df Auto-declare chip_operations by Kyösti Mälkki · 12 years ago
  88. 366f0fc AMD SB: Call the rtc update if needed (Propagation) by zbao · 12 years ago
  89. 2c08f6a AGESA F15 wrapper for Trinity by zbao · 12 years ago
  90. 9aa4389 Update SB800 CIMX FADT by Martin Roth · 12 years ago
  91. 2f00ce3 cbtypes.h: Unify cbtypes.h used in AMD board's code by Vikram Narayanan · 12 years ago
  92. ba3711c Fix fadt legacy free setting. by Marc Jones · 12 years ago
  93. 7c9ef4f Add legacy free setting and override to fadt.c by Marc Jones · 12 years ago
  94. b547c4f Merge sb800 fadt fixes from South Station mainboard to southbridge fadt. by Marc Jones · 12 years ago
  95. 923d200 Unmark source files as executables by Alec Ari · 12 years ago
  96. 76cfcbc Move fadt.c to the cimx sb800 southbridge directory to be shared. by Marc Jones · 12 years ago
  97. 7b860ed Add simple PMIO & PMIO2 read/write routines to CIMX wrapper by Martin Roth · 12 years ago
  98. e166782 Clean up #ifs by Patrick Georgi · 12 years ago
  99. 9bcdbf8 Add Southbridge support for S3. by zbao · 12 years ago
  100. 2c2e78d Unify IO APIC address specification by Patrick Georgi · 13 years ago