Gitiles
Code Review Sign In
review.coreboot.org / coreboot / 3dbea29ee65c99ae09690765f20869b46464e66a / src / soc / intel / baytrail / ehci.c
  1. a73b931 tree: drop last paragraph of GPL copyright header by Patrick Georgi · 9 years ago
  2. b890a12 Remove address from GPLv2 headers by Patrick Georgi · 9 years ago
  3. 18ea2d3 baytrail: Change all SoC headers to <soc/headername.h> system by Julius Werner · 10 years ago
  4. 374f27b baytrail: there is a chance that USBPHY_COMPBG is set to 0 by Kane Chen · 10 years ago
  5. 314c4c3 baytrail: use the setting in devicetree.cb to config USBPHY_COMPBG by Kane Chen · 10 years ago
  6. c3ed886 intel boards: Use acpi_is_wakeup_s3() by Kyösti Mälkki · 10 years ago
  7. 616f394 baytrail: utilize reg_script_run_on_dev() by Aaron Durbin · 11 years ago
  8. 3c9f174 baytrail: Add EHCI initialization by Duncan Laurie · 11 years ago