Gitiles
Code Review Sign In
review.coreboot.org / coreboot / 3aa17f76044f92dd772cd2833fa8f30031e17f35 / src / drivers / amd / agesa / cache_as_ram.S
  1. 3aa17f7 AGESA,binaryPI: Fix stack location on entry to romstage by Michał Żygowski · 4 years, 9 months ago
  2. 2fa1cb1 AGESA,binaryPI: Remove __x86_64__ long mode in CAR by Michał Żygowski · 4 years, 9 months ago
  3. c574947 AGESA,binaryPI: Remove redundant SSE enable by Michał Żygowski · 4 years, 9 months ago
  4. 9266ce9 AGESA,binaryPI: Remove early_all_cores() by Kyösti Mälkki · 4 years, 9 months ago
  5. 5639736 binaryPI: Drop CAR teardown without POSTCAR_STAGE by Kyösti Mälkki · 7 years ago
  6. cddd600 AUTHORS: Move src/drivers/[a*-i*] copyrights into AUTHORS file by Martin Roth · 5 years ago
  7. cd49cce coreboot: Replace all IS_ENABLED(CONFIG_XXX) with CONFIG(XXX) by Julius Werner · 5 years ago
  8. dea45c1 drivers/amd/agesa/cache_as_ram.S: Fix coding style by Elyes HAOUAS · 6 years ago
  9. d4955f0 AGESA: Move API interface under drivers/ by Kyösti Mälkki · 7 years ago[Renamed from src/cpu/amd/agesa/cache_as_ram.S]
  10. 63fac81 AGESA: Implement POSTCAR_STAGE by Kyösti Mälkki · 7 years ago
  11. 7076aa5 AGESA: Rename assembly from .inc to .S by Kyösti Mälkki · 7 years ago[Renamed (91%) from src/cpu/amd/agesa/cache_as_ram.inc]
  12. fec6fa7 vendorcode/amd/agesa: Tidy up gcccar.inc by Kyösti Mälkki · 7 years ago
  13. 168ef39 cpu/*: Add whitespace around '<<' by Elyes HAOUAS · 7 years ago
  14. ba22e15 AGESA: Disable CAR with empty stack by Kyösti Mälkki · 8 years ago
  15. 1779d53 AGESA: BIST is already preserved by Kyösti Mälkki · 8 years ago
  16. df7ff31 AGESA: Move romstage main entry under cpu by Kyösti Mälkki · 8 years ago
  17. 13cf135 AGESA: Move amd_initmmio() call by Kyösti Mälkki · 8 years ago
  18. 26929bd AGESA: Fix SSE regression and align stack early by Kyösti Mälkki · 8 years ago
  19. f6fe2f1 AGESA binaryPI: Fix cache-as-ram for x86_64 by Kyösti Mälkki · 8 years ago
  20. 585d1a0 src/cpu: Capitalize ROM and RAM by Elyes HAOUAS · 8 years ago
  21. 4a30ab9 cpu/amd: remove .intel_syntax by Patrick Georgi · 9 years ago
  22. a73b931 tree: drop last paragraph of GPL copyright header by Patrick Georgi · 9 years ago
  23. 67b9430 cpu: port amd/agesa to 64bit by Stefan Reinauer · 9 years ago
  24. b890a12 Remove address from GPLv2 headers by Patrick Georgi · 9 years ago
  25. 8c0cb8a Correct file permissions. by Idwer Vollering · 11 years ago
  26. 59c3a06 AMD AGESA: Remove INVD instruction when transitioning from CAR by Bruce Griffith · 11 years ago
  27. a46a712 GPLv2 notice: Unify all files to just use one space in »MA 02110-1301« by Paul Menzel · 11 years ago
  28. f3b86b3 AMD agesa: add enable cache at the end of disable_cache_as_ram by Siyuan Wang · 12 years ago
  29. 05e740f Replace cache control magic numbers with symbols by Patrick Georgi · 12 years ago
  30. f722373 S3 code in coreboot public folder. by zbao · 12 years ago
  31. 4b50834 Add AMD Family 10 support to cpu folder by efdesign98 · 13 years ago[Renamed (89%) from src/cpu/amd/agesa/family12/cache_as_ram.inc]
  32. 7c0c64e Addition of Family12/SB900 wrapper code by efdesign98 · 13 years ago