Gitiles
Code Review Sign In
review.coreboot.org / coreboot / 372dfe0e20f7e56ba2acf872392da41f5ee28633 / src / northbridge / intel / sandybridge / chipset.cb
  1. 372dfe0 sb/intel/bd82x6x: assign PCH LPC bridge ops in chipset devicetree by Felix Held · 8 months ago
  2. a56ff90 sb/intel/bd82x6x: assign PCH HDA controller ops in chipset devicetree by Felix Held · 8 months ago
  3. 58a5374 sb/intel/bd82x6x: assign PCIe root port ops in chipset devicetree by Felix Held · 8 months ago
  4. 61f22cf nb/intel/sandybridge: assign gma ops in chipset devicetree by Felix Held · 8 months ago
  5. 4c4d194 nb/intel/sandybridge: assign host bridge ops in chipset devicetree by Felix Held · 8 months ago
  6. b5df65a mb/*: Replace SNB PCI devices with references from chipset.cb by Arthur Heymans · 1 year, 8 months ago
  7. cdb26fd cpu/intel/model_206ax: Remove fake lapic device by Arthur Heymans · 2 years, 8 months ago
  8. d52bfbb cpu/intel/sandybridge: Use enum for ACPI C states by Arthur Heymans · 1 year, 8 months ago
  9. fade723 nb/intel/sandybridge: Hook up CPU bus and PCI domain ops to devicetree by Arthur Heymans · 1 year, 8 months ago
  10. 691d58f nb/intel/sandybridge: Add a chipset devicetree by Arthur Heymans · 2 years, 11 months ago