Gitiles
Code Review Sign In
review.coreboot.org / coreboot / 36fcc85be459ec175c7f4be08db7ae9708f01b5d / src / northbridge / intel / gm45 / raminit.c
  1. 4a86b3b nb/intel/gm45: Call ddr3_calibrate_zq() only for DDR3 :) by Nico Huber · 5 years ago
  2. 7f9f3d0 northbridge/gm45: document that raminit doesn't support mirrored ranks by Felix Held · 5 years ago
  3. 13f6650 device/mmio.h: Add include file for MMIO ops by Kyösti Mälkki · 5 years ago
  4. f1b58b7 device/pci: Fix PCI accessor headers by Kyösti Mälkki · 5 years ago
  5. 0c152cf src: Remove unused include device/pnp_def.h by Elyes HAOUAS · 6 years ago
  6. e737755 device: Use pcidev_path_on_root() by Kyösti Mälkki · 6 years ago
  7. 6df3b64 src: Remove duplicated round up function by Elyes HAOUAS · 6 years ago
  8. d522db0 nb/intel/*: Use 2M TSEG instead of 8M on pre-arrandale hardware by Arthur Heymans · 6 years ago
  9. 3d45000 src: Fix typo by Elyes HAOUAS · 6 years ago
  10. 2f828eb nb/intel/gm45/raminit: Use CxDRT*_MCHBAR instead of magic numbers by Jonathan Neuschäfer · 7 years ago
  11. 8b76605 nb/intel/gm45: Allocate a 8M TSEG region by Arthur Heymans · 7 years ago
  12. ca3e121 nb/intel/gm45: Remove UMA alignment optimization by Nico Huber · 7 years ago
  13. 049347f nb/intel/gm45: Add romstage timestamps by Arthur Heymans · 7 years ago
  14. 0624f92 nb/intel/gm45: Hide some output behind DEBUG_RAM_SETUP by Nico Huber · 7 years ago
  15. d85a71a nb/intel/gm45: Fix panel-power-sequence clock divisor by Nico Huber · 8 years ago
  16. 128c104 nb/intel: Fix some spelling mistakes in comments and strings by Martin Roth · 8 years ago
  17. 10141c3 nb/intel/gm45: Use LAPIC udelay instead of custom version by Arthur Heymans · 8 years ago
  18. 266a1f7 nb/intel/raminit (native): Read PCI mmio size from devicetree by Patrick Rudolph · 8 years ago
  19. 5aaeb27 nb/intel/gm45: Export low-power and (SFF) options by Nico Huber · 9 years ago
  20. a73b931 tree: drop last paragraph of GPL copyright header by Patrick Georgi · 9 years ago
  21. b890a12 Remove address from GPLv2 headers by Patrick Georgi · 9 years ago
  22. bde6d30 x86: Change MMIO addr in readN(addr)/writeN(addr, val) to pointer by Kevin Paul Herbert · 10 years ago
  23. 56ae8a0 gm45: Decrease MTRR usage by Vladimir Serbinenko · 10 years ago
  24. 9907be4 gm45: Reserve RAM for ME if it's active. by Vladimir Serbinenko · 10 years ago
  25. c4d8948 gm45: Move spd address map to board-specific config. by Vladimir Serbinenko · 10 years ago
  26. 7116ac8 src: Make use of 'CEIL_DIV(a, b)' macro across tree by Edward O'Callaghan · 10 years ago
  27. 931c1dc stdlib: Drop duplicates of min() and max() by Kyösti Mälkki · 10 years ago
  28. 24d1d4b x86: Unify arch/io.h and arch/romcc_io.h by Stefan Reinauer · 11 years ago
  29. 2efc880 intel/gm45: new northbridge by Patrick Georgi · 12 years ago