Gitiles
Code Review Sign In
review.coreboot.org / coreboot / 3332f33009c41f36b6db9d691eb3ea506ea2e4e4 / src / soc / ucb / riscv
  1. b890a12 Remove address from GPLv2 headers by Patrick Georgi · 9 years ago
  2. aae53ab kbuild: automatically include SOCs by Stefan Reinauer · 9 years ago
  3. ae98e83 CBMEM: Always use DYNAMIC_CBMEM by Kyösti Mälkki · 10 years ago
  4. 77b1655 vboot2: add verstage by Stefan Reinauer · 10 years ago
  5. aca2150 UCB RISCV: Switch to DYNAMIC_CBMEM by Kyösti Mälkki · 10 years ago
  6. e0e784a Add UCB RISCV support for architecture, soc, and emulation mainboard.. by Ronald G. Minnich · 10 years ago