Gitiles
Code Review Sign In
review.coreboot.org / coreboot / 2eee78aeb4a67cea05dcf573c1e96d7eb516c334 / src / soc / intel / alderlake / pcie_rp.c
  1. 2eee78a soc/intel/alderlake: Remove Alder Lake M SKU by Sean Rhodes · 6 months ago
  2. 933a44b soc/alderlake: Add ADL-S PCIe support by Michał Żygowski · 2 years, 4 months ago
  3. d9c5b14 intelblocks/pcie: Correct mapping between LCAP port and coreboot index by MAULIK V VAGHELA · 2 years, 6 months ago
  4. 3e4f28f soc/intel/adl: Update devicetree based on remapping for TBT PCIe by MAULIK V VAGHELA · 2 years, 7 months ago
  5. 40c9c8a soc/intel/alderlake: Add soc_get_cpu_rp_vw_idx() function by Tim Wawrzynczak · 2 years, 8 months ago
  6. b0d3a01 soc/intel/alderlake: Define soc_get_pcie_rp_type by Tim Wawrzynczak · 2 years, 9 months ago
  7. f8248f3 soc/intel/alderlake: Update PCH and CPU PCIe RP table by Eric Lai · 3 years, 8 months ago