Gitiles
Code Review Sign In
review.coreboot.org / coreboot / 2eb9d5ed62d3c3a4484c686af12d29a390ccf963 / src / soc / intel / xeon_sp / spr / ioat.c
  1. 2eb9d5e soc/intel/xeon_sp: Reserve MMIO for Gen1 SoC by Shuo Liu · 4 weeks ago
  2. 6c708d8 soc/intel/xeon_sp: Add domain resource window creation utils by Shuo Liu · 3 months ago
  3. 9f1030f tree: Drop duplicated <device/{path,resource}.h> by Elyes Haouas · 3 months ago
  4. ec58beb soc/intel/xeon_sp: Unshare Xeon-SP chip common codes by Shuo Liu · 4 months ago
  5. 8061957 soc/intel/xeon_sp: Initial support for PCI multi segment groups by Patrick Rudolph · 4 months ago
  6. e357ac3 soc/intel/xeon_sp: Use common _CRS code generation by Patrick Rudolph · 5 months ago
  7. 255f927 soc/intel/xeon_sp: Further share domain creation logics in Xeon-SP by Shuo Liu · 1 year, 4 months ago
  8. 7d83441 soc/intel/xeon_sp/spr: Fix IOAT resources by Patrick Rudolph · 5 months ago
  9. 40e0748 soc/intel/xeon_sp: Add ACPI names by Patrick Rudolph · 5 months ago
  10. 08f1f05 soc/intel/xeon_sp: Add support for is_ioat_iio_stack_res by Shuo Liu · 6 months ago
  11. 3e99ba0 device: Add a helper function to add a downstream bus by Arthur Heymans · 6 months ago
  12. 8c99ebc soc/intel/xeon_sp/chip_common: Improve the domain ID by Patrick Rudolph · 6 months ago
  13. ee0a2f9 soc/intel/xeon_sp: Fix devicetree walking up by Patrick Rudolph · 6 months ago
  14. 550f55e soc/intel/xeon_sp: Redesign resource allocation by Arthur Heymans · 1 year, 11 months ago