Gitiles
Code Review Sign In
review.coreboot.org / coreboot / 2cdb65d663f6903e82b99f1c74fa51dbfb92e983 / src / northbridge / intel / sandybridge / early_init.c
  1. 2cdb65d nb/intel/sandybridge: Drop iommu.c and rename functions by Patrick Rudolph · 5 years ago
  2. 51401c3 src/northbridge: Add missing 'include <types.h>' by Elyes HAOUAS · 5 years ago
  3. 9005071 nb/intel/sandybridge: Move boot_count_increment() by Patrick Rudolph · 5 years ago
  4. 45d4b17 nb/intel/sandybridge: Move southbridge code to bd82x6x by Patrick Rudolph · 5 years ago
  5. cd49cce coreboot: Replace all IS_ENABLED(CONFIG_XXX) with CONFIG(XXX) by Julius Werner · 5 years ago
  6. 89989cf src: Drop unused include <arch/acpi.h> by Elyes HAOUAS · 5 years ago
  7. f1b58b7 device/pci: Fix PCI accessor headers by Kyösti Mälkki · 5 years ago
  8. 8a5283a src: Remove unneeded include <cbmem.h> by Elyes HAOUAS · 6 years ago
  9. 74203de intel/sandybridge: Don't hardcode platform type by Patrick Rudolph · 7 years ago
  10. 58a8953 Revert "sb/intel/{bd82x6,ibexpeak}: Move RCBA macros to a common location" by Arthur Heymans · 6 years ago
  11. d2d2aef sb/intel/{bd82x6,ibexpeak}: Move RCBA macros to a common location by Arthur Heymans · 6 years ago
  12. 1dd448c nb/intel: Add Ivy Bridge Server (Xeon-E3v2) PCI IDs by Vagiz Trakhanov · 7 years ago
  13. 3323260 nb/intel: add IS_ENABLED() around Kconfig symbol references by Martin Roth · 7 years ago
  14. 44526cd nb/intel/sandybridge/early_init: Use register name by Patrick Rudolph · 7 years ago
  15. 77e1399 romstage_handoff: remove code duplication by Aaron Durbin · 8 years ago
  16. e39a8a9 intel/sandybridge: Use romstage_handoff for S3 by Kyösti Mälkki · 8 years ago
  17. bfca670 intel/sandybridge post-car: Redo MTRR settings and stack selection by Kyösti Mälkki · 8 years ago
  18. 9b99152 intel/sandybridge: Use common ACPI S3 recovery by Kyösti Mälkki · 8 years ago
  19. a969ed3 Move definitions of HIGH_MEMORY_SAVE by Kyösti Mälkki · 8 years ago
  20. e4f9d5c nb/intel/sandybridge: Start PEG link training by Patrick Rudolph · 9 years ago
  21. bb9469c nb/intel/sandybridge: Enable basic IOMMU support by Nico Huber · 9 years ago
  22. a73b931 tree: drop last paragraph of GPL copyright header by Patrick Georgi · 9 years ago
  23. 2a510a7 northbridge/intel/sandybridge: Do not disable PEG by default by Patrick Rudolph · 9 years ago
  24. 03a88d3 intel sandybridge: add VGA pci device id by Patrick Rudolph · 9 years ago
  25. b890a12 Remove address from GPLv2 headers by Patrick Georgi · 9 years ago
  26. bde6d30 x86: Change MMIO addr in readN(addr)/writeN(addr, val) to pointer by Kevin Paul Herbert · 10 years ago
  27. a10bde9 intel/sandybridge: Add VGA pci device ID 0x0162 by Damien Zammit · 10 years ago
  28. c845b43 sandybridge: Move common northbridge finalize to northbridge code. by Vladimir Serbinenko · 10 years ago
  29. 5fc04d1 sandy/ivybridge: Make UMA size configurable. by Vladimir Serbinenko · 10 years ago
  30. 54d6abd Drop some duplicates of PCI-e config functions by Kyösti Mälkki · 11 years ago
  31. fbdb085 intel/sandybridge intel/ivybridge: Use MMCONF_SUPPORT_DEFAULT by Kyösti Mälkki · 11 years ago
  32. 24d1d4b x86: Unify arch/io.h and arch/romcc_io.h by Stefan Reinauer · 11 years ago
  33. a46a712 GPLv2 notice: Unify all files to just use one space in »MA 02110-1301« by Paul Menzel · 11 years ago
  34. 816e9d1 Support for Celeron 1007U by Stefan Reinauer · 12 years ago
  35. f4d3623 ELOG: Add support for a monotonic boot counter in CMOS by Duncan Laurie · 12 years ago
  36. 9c4c6ab ELOG: Fix boot count increment for non-wake case by Duncan Laurie · 12 years ago
  37. fe7b5d2 Ivybridge: fix workaround and enable PAIR by Duncan Laurie · 12 years ago
  38. afcaac2 Drop (empty) sandybridge_late_initialization() by Stefan Reinauer · 12 years ago
  39. 00636b0 Add support for Intel Sandybridge CPU (northbridge part) by Stefan Reinauer · 12 years ago