Gitiles
Code Review Sign In
review.coreboot.org / coreboot / 27d6299d51744bda549b7764b8fde909ad812e33 / src / soc / intel / alderlake / me.c
  1. abe0d81 soc/intel/alderlake: Log CSE RO write protection info for ADL by Sridhar Siricilla · 2 years, 5 months ago
  2. 346bb0b soc/intel/{adl,ehl,tgl}: Rename spi_protection_mode to mfg_mode by Subrata Banik · 2 years, 8 months ago
  3. 2871e0e soc/intel/alderlake/ramstage: Do initial SoC commit till ramstage by Subrata Banik · 3 years, 11 months ago