Gitiles
Code Review Sign In
review.coreboot.org / coreboot / 1e24bf3f719f82c16fd577e87900e1aa0fd6605b / src / arch / riscv / tables.c
  1. a4db050 lib: add common write_tables() implementation by Aaron Durbin · 8 years ago
  2. 5481c96 lib/coreboot_table: add architecture hooks for adding tables by Aaron Durbin · 8 years ago
  3. d4afa93 lib/bootmem: allow architecture specific bootmem ranges by Aaron Durbin · 8 years ago
  4. 60eb2c2 arch: only print cbmem entries in one place by Aaron Durbin · 8 years ago
  5. a0546da arch: use Kconfig variable for coreboot table size by Aaron Durbin · 8 years ago
  6. 0eb1f1c arch/riscv/tables: remove confusion over write_tables() by Aaron Durbin · 8 years ago
  7. f6ada1c lib/coreboot_table: add function to allow arch code to add records by Aaron Durbin · 8 years ago
  8. a73b931 tree: drop last paragraph of GPL copyright header by Patrick Georgi · 9 years ago
  9. b890a12 Remove address from GPLv2 headers by Patrick Georgi · 9 years ago
  10. 823edda CBMEM: Implement cbmem_run_init_hooks() stub by Kyösti Mälkki · 10 years ago
  11. aca2150 UCB RISCV: Switch to DYNAMIC_CBMEM by Kyösti Mälkki · 10 years ago
  12. e0e784a Add UCB RISCV support for architecture, soc, and emulation mainboard.. by Ronald G. Minnich · 10 years ago