Gitiles
Code Review Sign In
review.coreboot.org / coreboot / 18ea2d3fbdf89f60a74dc8aabfdb2aa4d3475754 / src / soc / intel / baytrail / lpe.c
  1. 18ea2d3 baytrail: Change all SoC headers to <soc/headername.h> system by Julius Werner · 10 years ago
  2. bde6d30 x86: Change MMIO addr in readN(addr)/writeN(addr, val) to pointer by Kevin Paul Herbert · 10 years ago
  3. 51d787a rambi/baytrail: ACPI, GPIO, audio, misc updates by Shawn Nematbakhsh · 11 years ago
  4. f4fe3c3 baytrail: lpe audio device needs memory for its firmware by Aaron Durbin · 11 years ago
  5. 4334c87 baytrail: enable lpe resources assigned to device by Aaron Durbin · 11 years ago
  6. 8cbf47f baytrail: add lpe codec clock configuration by Aaron Durbin · 11 years ago
  7. 97651c5 baytrail: add audio clock workaround for LPE by Aaron Durbin · 11 years ago