Gitiles
Code Review Sign In
review.coreboot.org / coreboot / 17a3ceb2feb74ffbe4c039aecb4ec3ea2aca910c / src / soc / intel / baytrail / ehci.c
  1. 17a3ceb soc/intel/baytrail: Get rid of device_t by Elyes HAOUAS · 6 years ago
  2. a73b931 tree: drop last paragraph of GPL copyright header by Patrick Georgi · 9 years ago
  3. b890a12 Remove address from GPLv2 headers by Patrick Georgi · 9 years ago
  4. 18ea2d3 baytrail: Change all SoC headers to <soc/headername.h> system by Julius Werner · 10 years ago
  5. 374f27b baytrail: there is a chance that USBPHY_COMPBG is set to 0 by Kane Chen · 10 years ago
  6. 314c4c3 baytrail: use the setting in devicetree.cb to config USBPHY_COMPBG by Kane Chen · 10 years ago
  7. c3ed886 intel boards: Use acpi_is_wakeup_s3() by Kyösti Mälkki · 10 years ago
  8. 616f394 baytrail: utilize reg_script_run_on_dev() by Aaron Durbin · 11 years ago
  9. 3c9f174 baytrail: Add EHCI initialization by Duncan Laurie · 11 years ago