Gitiles
Code Review Sign In
review.coreboot.org / coreboot / 1783a3c1b571f3035a2697a1328902a01c1e3283 / src / northbridge / intel / sandybridge / gma.c
  1. 1783a3c ivybridge: LVDS gfx init. by Vladimir Serbinenko · 10 years ago
  2. 7686a56 sandy/ivybridge: Native raminit. by Vladimir Serbinenko · 10 years ago
  3. 12fcb86 sandybridge: Pass chip info to i915lightup. by Vladimir Serbinenko · 10 years ago
  4. ab56b3b ChromeOS: Remove oprom_is_loaded by Kyösti Mälkki · 11 years ago
  5. 30fe612 MTRR: Mark all prefetchable resources as WRCOMB. by Vladimir Serbinenko · 11 years ago
  6. f567f16 sandybridge: add option to mark graphics memory write-combining. by Aaron Durbin · 11 years ago
  7. bb4e79a x86: add new mtrr implementation by Aaron Durbin · 11 years ago
  8. 69efaa0 Google Link: Add remaining code to support native graphics by Ronald G. Minnich · 11 years ago
  9. a46a712 GPLv2 notice: Unify all files to just use one space in »MA 02110-1301« by Paul Menzel · 11 years ago
  10. 816e9d1 Support for Celeron 1007U by Stefan Reinauer · 12 years ago
  11. 4c8027a Make register/value lists const by Stefan Reinauer · 12 years ago
  12. efff733 Refactor driver structs by Patrick Georgi · 12 years ago
  13. da83a5f Fixes to enable RC6 on IvyBridge by Duncan Laurie · 12 years ago
  14. 8508cff Update Ivybridge GT power meter tables by Duncan Laurie · 12 years ago
  15. dd585b8 Update ivybridge graphics initialization by Duncan Laurie · 12 years ago
  16. e9dfdd9 Reverse Vendor ID & Device ID for map_oprom_vendev() by Martin Roth · 12 years ago
  17. 00636b0 Add support for Intel Sandybridge CPU (northbridge part) by Stefan Reinauer · 12 years ago