Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
1428f0176d7eb5d4eb62bffefefbab54e690d0a8
/
src
/
soc
/
intel
/
cannonlake
/
bootblock
/
pch.c
1428f01
soc/intel/cannonlake: enable pch link in bootblock
by Caveh Jalali
· 7 years ago
9b50a57
soc/intel/cannonlake: Program DMI PCR settings
by Lijian Zhao
· 7 years ago
1876f3a
soc/intel/cannonlake: Add a call to gspi_early_bar_init in bootblock
by Furquan Shaikh
· 7 years ago
031020e
soc/intel/cannonlake: Correct PMC/GPIO routing information
by Lijian Zhao
· 7 years ago
e7a1e7d
soc/intel/cannonlake: Fix HECI error on reset
by Lijian Zhao
· 7 years ago
47569cf
soc/intel/cannonlake: Use EBDA area to store cbmem_top address
by Subrata Banik
· 7 years ago
b3dfcb8
soc/intel/cannonlake: Enable common PMC code for CNL
by Lijian Zhao
· 7 years ago
e88fa49
soc/intel/cannonlake: Add memory map support
by Lijian Zhao
· 7 years ago
6dc125f
soc/intel/cannonlake: Fix Build break
by Lijian Zhao
· 7 years ago
f35804b
soc/intel/cannonlake: Add bootblock PCH
by Andrey Petrov
· 7 years ago