Gitiles
Code Review Sign In
review.coreboot.org / coreboot / 1318ab475ddcae5fdd8f41b66c4d7034c8b3d396 / src / northbridge / intel / pineview / memmap.c
  1. 1318ab4 nb/intel/pineview: Define and use MMCONF_BUS_NUMBER by Angel Pons · 3 years, 6 months ago
  2. dddd1cc src/northbridge: Drop unneeded empty lines by Elyes HAOUAS · 4 years ago
  3. 90de10c nb/intel/pineview: Refactor `decode_pcie_bar` by Angel Pons · 4 years ago
  4. 653d871 nb/intel/pineview: Change signature of `decode_pciebar` by Angel Pons · 4 years ago
  5. 6935648 nb/intel/pineview: Use `MiB` definition by Angel Pons · 4 years ago
  6. 6b5bc77 treewide: Remove "this file is part of" lines by Patrick Georgi · 4 years, 2 months ago
  7. 4b42983 src/northbridge: Use SPDX for GPL-2.0-only files by Angel Pons · 4 years, 3 months ago
  8. f3f36fa src (minus soc and mainboard): Remove copyright notices by Patrick Georgi · 4 years, 4 months ago
  9. 39ff703 nb/intel/pineview: Clean up code and comments by Angel Pons · 4 years, 4 months ago
  10. ef90609 src: capitalize 'RAM' by Elyes HAOUAS · 4 years, 5 months ago
  11. 340e4b8 lib/cbmem_top: Add a common cbmem_top implementation by Arthur Heymans · 4 years, 9 months ago
  12. d53fd70 intel/smm/gen1: Use smm_subregion() by Kyösti Mälkki · 5 years ago
  13. cd7a70f soc/intel: Use common romstage code by Kyösti Mälkki · 5 years ago
  14. a963acd arch/x86: Add <arch/romstage.h> by Kyösti Mälkki · 5 years ago
  15. f091f4d intel/smm/gen1: Rename header file by Kyösti Mälkki · 5 years ago
  16. 544878b arch/x86: Add postcar_frame_common_mtrrs() by Kyösti Mälkki · 5 years ago
  17. 5bc641a cpu/intel: Refactor platform_enter_postcar() by Kyösti Mälkki · 5 years ago
  18. fe481eb northbridge/intel: Rename ram_calc.c to memmap.c by Kyösti Mälkki · 5 years ago[Renamed from src/northbridge/intel/pineview/ram_calc.c]
  19. bccd2b6 intel/i945,gm45,pineview,x4x: Fix stage cache location by Kyösti Mälkki · 5 years ago
  20. aba8fb1 intel/i945,gm45,pineview,x4x: Move stage cache support function by Kyösti Mälkki · 5 years ago
  21. 6e2d0c1 arch/x86: Adjust size of postcar stack by Kyösti Mälkki · 5 years ago
  22. 065857e arch/io.h: Drop unnecessary include by Kyösti Mälkki · 5 years ago
  23. f1b58b7 device/pci: Fix PCI accessor headers by Kyösti Mälkki · 5 years ago
  24. de6bda6 nb/intel/pineview: Use common code for SMM in TSEG by Arthur Heymans · 6 years ago
  25. 64f6b71 src/northbridge: Fix typo by Elyes HAOUAS · 6 years ago
  26. aa7cf55 nb/intel/pineview: Switch to POSTCAR_STAGE by Arthur Heymans · 6 years ago
  27. 089b908 nb/intel: Use postcar_frame_add_romcache() by Nico Huber · 6 years ago
  28. 654cc2f {cpu,drivers,nb,soc}/intel: Use CACHE_ROM_BASE where appropriate by Nico Huber · 6 years ago
  29. 62e784b nb/intel/pineview: Move to early cbmem by Arthur Heymans · 7 years ago
  30. f564606 nb/intel/pineview: Fix decode_pciebar() by Damien Zammit · 8 years ago
  31. f7060f1 northbridge/intel/pineview: Add remaining boilerplate code for northbridge by Damien Zammit · 9 years ago
  32. 6247793 northbridge/intel/pineview: Add minimal Pineview northbridge by Damien Zammit · 9 years ago