Gitiles
Code Review Sign In
review.coreboot.org / coreboot / 12404e04c8d2b3ac925e6967043f3e9fe750fa83 / src / southbridge / intel / lynxpoint / pcie.c
  1. 12404e0 sb/intel/lynxpoint: Consider root ports being disabled by strap by Angel Pons · 4 years ago
  2. b82b431 src: Never set ISA Enable on PCI bridges by Angel Pons · 4 years, 1 month ago
  3. 0a65b73 sb/intel/lynxpoint/pcie.c: Drop dead code by Angel Pons · 4 years, 1 month ago
  4. 1fc0edd src: Use pci_dev_ops_pci where applicable by Angel Pons · 4 years, 3 months ago
  5. 6b5bc77 treewide: Remove "this file is part of" lines by Patrick Georgi · 4 years, 3 months ago
  6. 73ae076 sb/intel/lynxpoint: Fix 16-bit read/write PCI_COMMAND register by Elyes HAOUAS · 4 years, 4 months ago
  7. 182dbde src/southbridge: Use SPDX for GPL-2.0-only files by Angel Pons · 4 years, 5 months ago
  8. f3f36fa src (minus soc and mainboard): Remove copyright notices by Patrick Georgi · 4 years, 5 months ago
  9. ff744bf src/southbridge: change "unsigned" to "unsigned int" by Martin Roth · 4 years, 10 months ago
  10. df128a5 intel/pci: Utilise pci_def.h for PCI_BRIDGE_CONTROL by Kyösti Mälkki · 5 years ago
  11. 12b121c southbridge/intel: Tidy up preprocessor and headers by Kyösti Mälkki · 5 years ago
  12. 15ccbf0 {northbridge, soc, southbridge}/intel: Make use of generic set_subsystem() by Subrata Banik · 5 years ago
  13. 05b7524 sb/intel/lynxpoint/pcie.c: Add more checks for NULL pointers by Tristan Corrick · 6 years ago
  14. d3f01b2 sb/intel/lynxpoint: Handle H81 only having 6 PCIe root ports by Tristan Corrick · 6 years ago
  15. baa4c07 sb/intel/lynxpoint/pcie.c: Fix a mistake in a comment by Tristan Corrick · 6 years ago
  16. 7a5f771 sb/intel/lynxpoint: Get rid of device_t by Elyes HAOUAS · 6 years ago
  17. e56189c pci: Move inline PCI functions to pci_ops.h by Patrick Rudolph · 6 years ago
  18. 3f2fe18 southbridge/intel/lynxpoint: Fix undefined behavior by Ryan Salsamendi · 7 years ago
  19. 0d9b360 southbridge/intel/lynxpoint: Fix undefined behavior by Ryan Salsamendi · 7 years ago
  20. 48c389e PCI ops: Define read-modify-write routines globally by Kyösti Mälkki · 11 years ago
  21. 273a8dc southbridge/intel/lynxpoint: Use common gpio.c by Patrick Rudolph · 9 years ago
  22. a73b931 tree: drop last paragraph of GPL copyright header by Patrick Georgi · 9 years ago
  23. b890a12 Remove address from GPLv2 headers by Patrick Georgi · 9 years ago
  24. 3106d0f haswell: Misc updates from 1.6.1 ref code by Duncan Laurie · 11 years ago
  25. 249a03b lynxpoint: Add devicetree config option to force enable ASPM by Duncan Laurie · 11 years ago
  26. 1c4289d lynxpoint: enable clock gating by Aaron Durbin · 11 years ago
  27. ab365af lynxpoint: implement additional programming steps by Stefan Reinauer · 11 years ago
  28. c0254e6 lynxpoint: disable pcie devices based on config by Aaron Durbin · 11 years ago
  29. 60f8208 lynxpoint: move all pcie device handling to pcie.c by Aaron Durbin · 11 years ago
  30. 386b3e6 intel/lynxpoint: remove explicit pcie config accesses by Kyösti Mälkki · 11 years ago
  31. 74c0d05 lynxpoint: Update device IDs and clock gating setup by Duncan Laurie · 12 years ago
  32. 76c3700 haswell: Add initial support for Haswell platforms by Aaron Durbin · 12 years ago