Gitiles
Code Review Sign In
review.coreboot.org / coreboot / 0ca2a0654ca4b403e8a54d558bce07a862820a9d / src / include / cpu / x86 / tsc.h
  1. 0ca2a06 src/include: Fix unsigned warnings by Lee Leahy · 7 years ago
  2. 8ffd050 src/include: Improve code formatting by Elyes HAOUAS · 8 years ago
  3. c49014e timestamp: add tick frequency to exported table by Aaron Durbin · 9 years ago
  4. 3a6550d timestamps: Switch from tsc_t to uint64_t by Stefan Reinauer · 11 years ago
  5. a86e81d x86: include header to define types in use by Aaron Durbin · 10 years ago
  6. 5750fdd Intel GM45, 945, SNB: Move `multiply_to_tsc()` to `tsc.h` by Ronald G. Minnich · 11 years ago
  7. 8e73b5d x86: add TSC_CONSTANT_RATE option by Aaron Durbin · 11 years ago
  8. 0db6820 Synchronize rdtsc instructions by Stefan Reinauer · 12 years ago
  9. 35b6bbb drop unneeded __ROMCC__ checks when the check for __PRE_RAM__ is more by Stefan Reinauer · 14 years ago
  10. 348a1ba fix a couple of warnings by Stefan Reinauer · 14 years ago
  11. de3206a This is a general cleanup patch by Stefan Reinauer · 14 years ago
  12. 1d6d45e Split the two usages of __ROMCC__: by Myles Watson · 15 years ago
  13. ea92185 Add few missing prototypes, and remove few unused (thus lonelly) variables. by Maciej Pijanka · 15 years ago
  14. 070a1e0 by Li-Ta Lo · 18 years ago
  15. c84c190 - Renamed cpu header files by Eric Biederman · 20 years ago