Gitiles
Code Review Sign In
review.coreboot.org / coreboot / 0b0113f2436b448cd172d2ae9cfcc07628020173 / src / soc / intel / tigerlake / pcie_rp.c
  1. cbbbb6c soc/intel/tigerlake: Clean up includes by Elyes Haouas · 1 year, 10 months ago
  2. d9c5b14 intelblocks/pcie: Correct mapping between LCAP port and coreboot index by MAULIK V VAGHELA · 2 years, 6 months ago
  3. 7a2bc06 soc/intel/tgl/pcie_rp: add TGL-H support by Michael Niewöhner · 2 years, 7 months ago
  4. a421b1a soc/intel/tgl/pcie_rp: correct root port map by Michael Niewöhner · 2 years, 7 months ago
  5. 8d0e77b soc/intel/tigerlake: Add soc_get_cpu_rp_vw_idx() function by Tim Wawrzynczak · 2 years, 8 months ago
  6. 1ac0dc1 soc/intel/tigerlake: Define soc_get_pcie_rp_type by Tim Wawrzynczak · 2 years, 9 months ago