Gitiles
Code Review Sign In
review.coreboot.org / coreboot / 0a48aee795942538e006bba42c188ee95afb49bb / src / arch / riscv / virtual_memory.c
  1. cafb10c arch/riscv: Map the kernel space into RAM (2GiB+) by Jonathan Neuschäfer · 8 years ago
  2. 857e33e arch/riscv: Implement the SBI again by Jonathan Neuschäfer · 8 years ago
  3. 3965a52 arch/riscv: Enable U-mode/S-mode counters (stime, etc.) by Jonathan Neuschäfer · 8 years ago
  4. d9ff75f arch/riscv: Delegate exceptions to supervisor mode if appropriate by Jonathan Neuschäfer · 8 years ago
  5. 538e446 arch/riscv: Print the page table structure after construction by Jonathan Neuschäfer · 8 years ago
  6. 1394bba arch/riscv: Fix the page table setup code by Jonathan Neuschäfer · 8 years ago
  7. c42b591 arch/riscv: Update encoding.h and dependent files by Jonathan Neuschäfer · 8 years ago
  8. cc5be8b arch/riscv: Add include/arch/barrier.h by Jonathan Neuschäfer · 8 years ago
  9. 62bd9f9 arch/riscv: Only initialize virtual memory if it's available by Jonathan Neuschäfer · 8 years ago
  10. 47995fb arch/riscv: Remove enter_supervisor by Jonathan Neuschäfer · 8 years ago
  11. a73b931 tree: drop last paragraph of GPL copyright header by Patrick Georgi · 9 years ago
  12. 08c10a9 riscv-virtual-memory: move page tables into virtual address space by Thaminda Edirisooriya · 9 years ago
  13. b094583 riscv-virtual-memory: Add virtual memory setup by Thaminda Edirisooriya · 9 years ago