Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
0a48aee795942538e006bba42c188ee95afb49bb
/
src
/
arch
/
riscv
/
virtual_memory.c
cafb10c
arch/riscv: Map the kernel space into RAM (2GiB+)
by Jonathan Neuschäfer
· 8 years ago
857e33e
arch/riscv: Implement the SBI again
by Jonathan Neuschäfer
· 8 years ago
3965a52
arch/riscv: Enable U-mode/S-mode counters (stime, etc.)
by Jonathan Neuschäfer
· 8 years ago
d9ff75f
arch/riscv: Delegate exceptions to supervisor mode if appropriate
by Jonathan Neuschäfer
· 8 years ago
538e446
arch/riscv: Print the page table structure after construction
by Jonathan Neuschäfer
· 8 years ago
1394bba
arch/riscv: Fix the page table setup code
by Jonathan Neuschäfer
· 8 years ago
c42b591
arch/riscv: Update encoding.h and dependent files
by Jonathan Neuschäfer
· 8 years ago
cc5be8b
arch/riscv: Add include/arch/barrier.h
by Jonathan Neuschäfer
· 8 years ago
62bd9f9
arch/riscv: Only initialize virtual memory if it's available
by Jonathan Neuschäfer
· 8 years ago
47995fb
arch/riscv: Remove enter_supervisor
by Jonathan Neuschäfer
· 8 years ago
a73b931
tree: drop last paragraph of GPL copyright header
by Patrick Georgi
· 9 years ago
08c10a9
riscv-virtual-memory: move page tables into virtual address space
by Thaminda Edirisooriya
· 9 years ago
b094583
riscv-virtual-memory: Add virtual memory setup
by Thaminda Edirisooriya
· 9 years ago