Gitiles
Code Review Sign In
review.coreboot.org / coreboot / 0a2a670502b2a3404fdaf0708b06a96581880aa6 / src / arch / riscv / mcall.c
  1. 7be4f30 arch/riscv/mcall: Drop debug code by Patrick Rudolph · 3 years, 9 months ago
  2. 820dcfc riscv: Simplify payload handling by Xiang Wang · 4 years, 8 months ago
  3. 2e38dbe riscv: update mtime initialization by Xiang Wang · 4 years, 7 months ago
  4. 3ec008b riscv: add include/arch/smp/ directory by Xiang Wang · 4 years, 9 months ago
  5. 3ca8b59 arch/riscv: Remove the current SBI implementation by Jonathan Neuschäfer · 5 years ago
  6. 3b2712d arch/riscv: hls_init: Initialize time{,cmp} with dummy pointers by Jonathan Neuschäfer · 5 years ago
  7. c5ebb1d riscv: Move mcall numbers to mcall.h, adjust their names by Jonathan Neuschäfer · 6 years ago
  8. 6f3a53b riscv: get SBI calls to work by Ronald G. Minnich · 6 years ago
  9. ba571c7 arch/riscv/mcall.c: Return the correct memory base and size by Jonathan Neuschäfer · 6 years ago
  10. 99f2f11 riscv: Unify SBI call implementations under arch/riscv/ by Jonathan Neuschäfer · 6 years ago[Renamed (97%) from src/mainboard/emulation/qemu-riscv/qemu_util.c]
  11. e2e40cc riscv: Clean up {qemu,spike}_util by Jonathan Neuschäfer · 6 years ago
  12. 5861b58 qemu-riscv: Remove obsolete CSR - send_ipi by Martin Roth · 7 years ago
  13. cc5be8b arch/riscv: Add include/arch/barrier.h by Jonathan Neuschäfer · 7 years ago
  14. a47738d riscv-memlayout: fix existing memlayout issues, add sbi interface by Thaminda Edirisooriya · 8 years ago