Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
0612b27b9d81338c64cdee51cfd2c792d9e5e092
/
src
/
soc
/
intel
/
common
/
block
/
cpu
/
car
/
cache_as_ram.S
0612b27
soc/intel/common: Use SPDX for GPL-2.0-only files
by Angel Pons
· 4 years, 5 months ago
1c6d8a9
soc: Remove copyright notices
by Patrick Georgi
· 4 years, 5 months ago
5885ffe
soc/intel/common: Make alignment proper for comments
by Subrata Banik
· 4 years, 9 months ago
df9cdcf
arch/x86/car.ld: Rename suffix _start/_end
by Arthur Heymans
· 4 years, 9 months ago
8adaffc
soc/intel/common: Fix typo mistake in cache_as_ram.S
by Subrata Banik
· 5 years ago
c4772b9
cpu/x86: Move checking for MTRR's as a proxy for proper CPU reset
by Arthur Heymans
· 5 years ago
cd49cce
coreboot: Replace all IS_ENABLED(CONFIG_XXX) with CONFIG(XXX)
by Julius Werner
· 5 years ago
419bfbc
src: Move common IA-32 MSRs to <cpu/x86/msr.h>
by Elyes HAOUAS
· 6 years ago
05498a2
src/soc: Get rid of whitespace before tab
by Elyes HAOUAS
· 6 years ago
5268b76
src/soc: Fix various typos
by Jonathan Neuschäfer
· 7 years ago
f329f0c
intel/common: CAR setup CQOS
by Naresh G Solanki
· 7 years ago
028e18f
arch/x86: update assembly to ensure 16-byte alignment into C
by Aaron Durbin
· 7 years ago
03e971c
soc/intel/common/block: Add cache as ram init and teardown code
by Subrata Banik
· 7 years ago