Gitiles
Code Review Sign In
review.coreboot.org / coreboot / 02820ca1862fdf7078aa0749d3f2ef5c80b0daba / src / cpu / intel / car / core2 / cache_as_ram.S
  1. 02820ca cpu/intel/car: Fix typo by Elyes HAOUAS · 6 years ago
  2. de02878 cpu/*/car: fix ancient URL explaining XIP range run-time calculation by Stefan Tauner · 6 years ago
  3. 348b79f cpu/intel/car: Align the stack to 16 bytes before romstage_main by Arthur Heymans · 6 years ago
  4. ce9f422 x86/car: Replace reference of copy_and_run location by Kyösti Mälkki · 6 years ago
  5. 3aa9adb cpu/intel/car/core2: Improve a few things by Arthur Heymans · 6 years ago
  6. 7a8205b cpu/intel/car/core2: Prepare for POSTCAR_STAGE support by Arthur Heymans · 6 years ago