blob: 08b51b27f9c93f3b370d407159b21aa20d14955c [file] [log] [blame]
Nick Vaccaro17999942018-04-23 17:13:52 -07001/*
2 * This file is part of the coreboot project.
3 *
4 * Copyright 2018 Google Inc.
5 *
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License as published by
8 * the Free Software Foundation; version 2 of the License.
9 *
10 * This program is distributed in the hope that it will be useful,
11 * but WITHOUT ANY WARRANTY; without even the implied warranty of
12 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.See the
13 * GNU General Public License for more details.
14 */
15
16#ifndef __BASEBOARD_GPIO_H__
17#define __BASEBOARD_GPIO_H__
18
19#include <soc/gpe.h>
20#include <soc/gpio.h>
21
22/* EC in RW */
23#define GPIO_EC_IN_RW GPP_C6
24
25/* BIOS Flash Write Protect */
26#define GPIO_PCH_WP GPP_C23
27
28/* Memory configuration board straps */
29#define GPIO_MEM_CONFIG_0 GPP_C12
30#define GPIO_MEM_CONFIG_1 GPP_C13
31#define GPIO_MEM_CONFIG_2 GPP_C14
32#define GPIO_MEM_CONFIG_3 GPP_C15
33
34/* EC wake is LAN_WAKE# which is a special DeepSX wake pin */
35#define GPE_EC_WAKE GPE0_LAN_WAK
36
37/* eSPI virtual wire reporting */
38#define EC_SCI_GPI GPE0_ESPI
39
40#endif /* BASEBOARD_GPIO_H */